

TABLE OF CONTENTS

PAGE	CONTENTS
01	Title, Revision History
02	Block Diagram
03	Power Management
04	AM335x 1/3, JTAG
05	AM335x 2/3, USB, UART
06	AM335x 3/3, Power
07	Boot Configuration, LED
08	DDR3 Memory
09	eMMC Flash
10	Gigabit Ethernet
11	Exp Conn, uSD, EEP, Grove


REVISION HISTORY

VER #	DATE	REVISION	DESCRIPTION OF CHANGES	AUTHOR
V1.0	10 Jun 2025	BeagleBone Green Eco_V1.0_SCH_250610	Initial Release.	Junqing.Xin
V1.0	14 Aug 2025	BeagleBone Green Eco_V1.0_SCH_250814	Page 5: Removed the Wake-Up button (Changed S3 to DNP, R211 from 0R to DNP).	Junqing.Xin

This work is licensed under the Creative Commons Attribution 4.0 International License.
To view a copy of this license,visit
<http://creativecommons.org/licenses/by-sa/4.0>


This schematic is *NOT SUPPORTED* and DOES NOT constitute
a reference design. Only Community support is allowed via
resources at BeagleBoard.org/discuss.

THERE IS NO WARRANTY FOR THIS DESIGN , TO THE EXTENT
PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED
IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES
PROVIDE THE DESIGN IS WITHOUT WARRANTY OF ANY KIND, EITHER
EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND
PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN
PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY
SERVICING, REPAIR OR CORRECTION.




Block Diagram



PMIC






PCB1
 BeagleBone Green Eco
 Label1
 SN Label

Clamping Circuit













SYSBOOT[15:14]	SYSBOOT[13:12]	SYSBOOT[11:10]	SYSBOOT[9]	SYSBOOT[8]	SYSBOOT[7:6]	SYSBOOT[5]	SYSBOOT[4:0]	Boot Sequence			
00b = 19.2MHz 01b = 24MHz 10b = 25MHz 11b = 26MHz	00b (all other values reserved)	Don't care for ROM code	Don't care for ROM code	Don't care for ROM code	Don't care for ROM code	0 = CLKOUT1 disabled 1 = CLKOUT1 enabled	11100b	MMC1	MMC0	UART0	USB0[5]
00b = 19.2MHz 01b = 24MHz 10b = 25MHz 11b = 26MHz	00b (all other values reserved)	Don't care for ROM code	Don't care for ROM code	Don't care for ROM code	Don't care for ROM code	0 = CLKOUT1 disabled 1 = CLKOUT1 enabled	11000b	SPI0	MMC0	USB0[5]	UART0
0 1	0 0	0 0	0	0	0 0	1	1 1 1 0 0				






DDR3L SDRAM 512MB





eMMC Flash 16GB




Gigabit Ethernet



ETH Reset



3.3V to 2.5V LDO




Ethernet PHY: VDDA2P5=2.5V, I_{max}=137mA

Power Consumption: $(3.3V-2.5V) * 0.137A = 0.1096W$

Thermal Junction-to-ambient: $0.1096\text{W} \cdot 176.9^\circ\text{C/W} = 19.39^\circ\text{C}$

There is no requirement for the sequence of the supplies when operating in two-supply mode.

3.3V to 1V LDO




Ethernet PHY: VDD1P0=1V, I_{max}=108mA

Power Consumption: $(3.3V-1V) * 0.108A = 0.2484W$


Thermal Junction-to-ambient: $0.2484\text{W} \cdot 44.2^\circ\text{C/W} = 10.98^\circ\text{C}$

Layout Note:


Place 1 μ F and 0.1 μ F decoupling capacitors as close as possible to component VDD pins, placing the 0.1 μ F capacitor closest to the pin.





Expansion Header P8




Expansion Header P9



Board ID EEPROM 32Kbit



Grove Connector



Priority Power MUX

