Future Technology Devices International Ltd

FT4232H Quad High Speed USB to Multipurpose UART/MPSSE IC

The FT4232H is FTDI’s 5th generation of USB devices. The FT4232H is a USB 2.0 High Speed (480Mb/s) to UART/MPSSE ICs. The device features 4 UARTs. Two of these have an option to independently configure an MPSSE engine. This allows the FT4232H to operate as two UART/Bit-Bang ports plus two MPSSE engines used to emulate JTAG, SPI, I²C, Bit-bang or other synchronous serial modes. The FT4232H has the following advanced features:

- Single chip USB to quad serial ports with a variety of configurations.
- Entire USB protocol handled on the chip. No USB specific firmware programming required.
- USB 2.0 High Speed (480Mbits/Second) and Full Speed (12Mbits/Second) compatible.
- Two Multi-Protocol Synchronous Serial Engine (MPSSE) on channel A and channel B, to simplify synchronous serial protocol (USB to JTAG, I²C, SPI or bit-bang) design.
- Independent Baud rate generators.
- RS232/RS422/RS485 UART Transfer Data Rate up to 12Mbaud. (RS232 Data Rate limited by external level shifter).
- FTDI’s royalty-free Virtual Com Port (VCP) and Direct (D2XX) engines eliminate the requirement for USB driver development in most cases.
- Optional traffic TX/RX indicators can be added with LEDs and an external 74HC595 shift register.
- Adjustable receive buffer timeout.
- Support for USB suspend and resume conditions via PWREN#, SUSPEND# and RI# pins.

- Highly integrated design includes +1.8V LDO regulator for VCORE, integrated POR function and on chip clock multiplier PLL (12MHz – 480MHz).
- FTDI FT232B style, asynchronous serial UART interface option with full hardware handshaking and modem interface signals.
- Fully assisted hardware or X-On / X-Off software handshaking.
- UART Interface supports 7/8 bit data, 1/2 stop bits, and Odd/Even/Mark/Space/No Parity.
- Auto-transmit enable control for RS485 serial applications using TXDEN pin.
- Operational configuration mode and USB Description strings configurable in external EEPROM over the USB interface.
- Low operating and USB suspend current.
- Configurable I/O drive strength (4, 8, 12 or 16mA) and slew rate.
- Supports bus powered, self-powered and high-power bus powered USB configurations.
- UHCI/OHCI/EHCI host controller compatible.
- USB Bulk data transfer mode (512 byte packets in High Speed mode).
- Dedicated Windows DLLs available for USB to JTAG, USB to SPI, and USB to I²C applications.
- +1.8V (chip core) and +3.3V I/O interfacing (+5V Tolerant).
- Extended -40°C to 85°C industrial operating temperature range.
- Compact 64-LD Lead Free LQFP or QFN package.
- Available in compact Pb-free 56 Pin VQFN packages (RoHS compliant).
- +3.3V single supply operating voltage range.
- ESD protection for FT4232H IO’s: Human Body Model (HBM) ±2kV, Machine Mode (MM) ±200V, Charge Device Model (CDM) ±500V, Latch-up free.

Neither the whole nor any part of the information contained in, or the product described in this manual, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. This product and its documentation are supplied on an as-is basis and no warranty as to their suitability for any particular purpose is either made or implied. Future Technology Devices International Ltd will not accept any claim for damages howsoever arising as a result of use or failure of this product. Your statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device or system in which the failure of the product might reasonably be expected to result in personal injury. This document provides preliminary information that may be subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow, G41 1HH, United Kingdom. Scotland Registered Number: SC136640

Copyright © Future Technology Devices International Limited

1
1 Typical Applications

- Single chip USB to four channels UART (RS232, RS422 or RS485) or Bit-Bang interfaces.
- Single chip USB to 2 JTAG channels plus 2 UARTS.
- Single chip USB to 1 JTAG channel plus 3 UARTS.
- Single chip USB to 1 SPI channel plus 3 UARTS.
- Single chip USB to 2 SPI channels plus 2 UARTS.
- Single chip USB to 2 Bit-Bang channels plus 2 UARTS.
- Single chip USB to 1 SPI channel, plus 1 JTAG channel plus 2 UARTS.
- Single chip USB to 2 I²C channels plus 2 UARTS.
- Numerous combinations of 4 channels.
- Upgrading Legacy Peripheral Designs to USB
- Field Upgradable USB Products
- Cellular and cordless phone USB data transfer cables and interfaces.
- Interfacing MCU / PLD / FPGA based designs to USB
- PDA to USB data transfer
- USB Smart Card Readers
- USB Instrumentation
- USB Industrial Control
- USB MP3 Player Interface
- USB FLASH Card Reader / Writers
- Set Top Box PC - USB interface
- USB Digital Camera Interface
- USB Bar Code Readers
- Upgrading Legacy Peripheral Designs to USB
- Field Upgradable USB Products
- Cellular and cordless phone USB data transfer cables and interfaces.
- Interfacing MCU / PLD / FPGA based designs to USB
- PDA to USB data transfer
- USB Smart Card Readers
- USB Instrumentation
- USB Industrial Control
- USB MP3 Player Interface
- USB FLASH Card Reader / Writers
- Set Top Box PC - USB interface
- USB Digital Camera Interface
- USB Bar Code Readers

1.1 Driver Support

The FT4232H requires USB drivers (listed below), available free from http://www.ftdichip.com, which are used to make the FT4232H appear as a virtual COM port (VCP). This allows the user to communicate with the USB interface via a standard PC serial emulation port (for example TTY). Another FTDI USB driver, the D2XX driver, can also be used with application software to directly access the FT4232H through a DLL.

**Royalty free VIRTUAL COM PORT (VCP) DRIVERS for...**

- Windows 10 32,64-bit
- Windows 8/8.1 32,64-bit
- Windows 7 32,64-bit
- Windows Vista and Vista 64-bit
- Windows XP and XP 64-bit
- Windows XP Embedded
- Windows CE 4.2, 5.0 and 6.0
- Mac OS 8/9, OS-X
- Linux 2.4 and greater

**Royalty free D2XX Direct Drivers (USB Drivers + DLL S/W Interface)**

- Windows 10 32,64-bit
- Windows 8/8.1 32,64-bit
- Windows 7 32,64-bit
- Windows Vista and Vista 64-bit
- Windows XP and XP 64-bit
- Windows XP Embedded
- Windows CE 4.2, 5.0 and 6.0
- Linux 2.4 and greater
- Android(J2xx)

For driver installation, please refer to the installation guides on our website: http://www.ftdichip.com/Support/Documents/InstallGuides.htm

The following additional installation guides application notes and technical notes are also available:

- AN_113 – "Interfacing FT2232H Hi-Speed Devices To I2C Bus"
- AN_109 – "Programming Guide for High Speed FTCI2C DLL"
- AN_110 – "Programming Guide for High Speed FT CJTAG DLL"
- AN_111 – "Programming Guide for High Speed FTC SPI DLL"
- AN_113 – "Interfacing FT2232H Hi-Speed Devices To I2C Bus"
- AN114 – "Interfacing FT2232H Hi-Speed Devices To SPI Bus"
1.2 Part Numbers

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>FT4232HL-XXXX</td>
<td>64 Pin LQFP</td>
</tr>
<tr>
<td>FT4232HQ-XXXX</td>
<td>64 Pin QFN</td>
</tr>
<tr>
<td>FT4232H-56Q-XXXX</td>
<td>56 Pin VQFN</td>
</tr>
</tbody>
</table>

**Note:** Packaging codes for xxxx is:

- Reel: Taped and Reel (LQFP =1000 pcs per reel, QFN-64 =4000 pcs per reel, QFN-56 = 3000 pcs per reel)
- Tray: Tray packing, (LQFP =160 pcs per tray, QFN-64 =260 pcs per tray, QFN-56 = 260 pcs per tray)

Please refer to section 8 for all package mechanical parameters.

1.3 USB Compliant

The FT4232H is fully compliant with the USB 2.0 specification and has been given the USB-IF Test-ID (TID) 40720024.

The timing of the rise/fall time of the USB signals is not only dependant on the USB signal drivers, it is also dependant system and is affected by factors such as PCB layout, external components and any transient protection present on the USB signals. For USB compliance these may require a slight adjustment. This timing can be modified through a programmable setting stored in the same external EEPROM that is used for the USB descriptors. Timing can also be changed by adding appropriate passive components to the USB signals.
Figure 2.1 FT4232H Block Diagram

For a description of each function please refer to Section 4.
Table of Contents

1 Typical Applications ................................................................. 2
  1.1 Driver Support ........................................................................... 2
  1.2 Part Numbers .......................................................................... 3
  1.3 USB Compliant ......................................................................... 3

2 FT4232H Block Diagram ................................................................. 4

3 Device Pin Out and Signal Description ....................................... 7
  3.1 64-pin LQFP and QFN Package ................................................ 7
    3.1.1 Schematic Symbol ............................................................ 7
    3.1.2 Pin Descriptions .............................................................. 7
    3.1.3 Common Pins .................................................................. 9
    3.1.4 Configured Pins ............................................................. 10
  3.2 56-pin VQFN Package ............................................................... 13
    3.2.1 Schematic Symbol for FT4232H-56Q ...................................... 13
    3.2.2 Pin Descriptions for FT4232H-56Q ....................................... 14
    3.2.3 Common Pins for FT4232H-56Q .......................................... 15
    3.2.4 Configured Pins for FT4232H-56Q ....................................... 16

4 Function Description ................................................................. 19
  4.1 Key Features ........................................................................... 19
  4.2 Functional Block Descriptions ................................................ 19
  4.3 FT232 UART Interface Mode Description .................................. 20
    4.3.1 RS232 Configuration ....................................................... 20
    4.3.2 RS422 Configuration ....................................................... 21
    4.3.3 RS485 Configuration ....................................................... 22
  4.4 MPSSE Interface Mode Description ....................................... 23
    4.4.1 MPSSE Adaptive Clocking ............................................... 24
  4.5 Synchronous & Asynchronous Bit-Bang Interface Mode Desc. ... 25
    4.5.1 Asynchronous Bit-Bang Mode .......................................... 25
    4.5.2 Synchronous Bit-Bang Mode ........................................... 25
  4.6 FT4232H Mode Selection ....................................................... 26

5 Devices Characteristics and Ratings ......................................... 27
  5.1 Absolute Maximum Ratings ................................................... 27
  5.2 DC Characteristics ............................................................... 28
  5.3 ESD Tolerance ................................................................. 30
# FT4232H QUAD HIGH SPEED USB TO MULTIPURPOSE UART/MPSSE IC

**Datasheet**

**Version 2.5**

**Document No.: FT_000060**  **Clearance No.: FTDI#78**

## Content

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.4 Thermal Characteristics</td>
<td>31</td>
</tr>
<tr>
<td>6 FT4232H Configurations</td>
<td>32</td>
</tr>
<tr>
<td>6.1 USB Bus Powered Configuration</td>
<td>32</td>
</tr>
<tr>
<td>6.2 USB Self Powered Configuration</td>
<td>34</td>
</tr>
<tr>
<td>6.3 Oscillator Configuration</td>
<td>36</td>
</tr>
<tr>
<td>6.4 4 Channel Transmit and Receiver LED Indication Example</td>
<td>37</td>
</tr>
<tr>
<td>7 EEPROM Configuration</td>
<td>38</td>
</tr>
<tr>
<td>7.1 Default EEPROM Configuration</td>
<td>38</td>
</tr>
<tr>
<td>8 Package Parameters</td>
<td>40</td>
</tr>
<tr>
<td>8.1 FT4232HQ, QFN-64 Package Dimensions</td>
<td>40</td>
</tr>
<tr>
<td>8.2 FT4232HL, LQFP-64 Package Dimensions</td>
<td>41</td>
</tr>
<tr>
<td>8.3 FT4232H-56Q, VQFN-56 Package Dimensions</td>
<td>42</td>
</tr>
<tr>
<td>8.4 Solder Reflow Profile</td>
<td>43</td>
</tr>
<tr>
<td>9 Contact Information</td>
<td>45</td>
</tr>
<tr>
<td>Appendix A - References</td>
<td>46</td>
</tr>
<tr>
<td>Document References</td>
<td>46</td>
</tr>
<tr>
<td>Acronyms and Abbreviations</td>
<td>46</td>
</tr>
<tr>
<td>Appendix B - List of Figures and Tables</td>
<td>48</td>
</tr>
<tr>
<td>List of Tables</td>
<td>48</td>
</tr>
<tr>
<td>List of Figures</td>
<td>48</td>
</tr>
<tr>
<td>Appendix C - Revision History</td>
<td>50</td>
</tr>
</tbody>
</table>
3 Device Pin Out and Signal Description

3.1 64-pin LQFP and QFN Package

The 64-pin LQFP and 64-pin QFN have the same pin numbering for specific functions. This pin numbering is illustrated in the schematic symbol shown in Figure 3.1.

3.1.1 Schematic Symbol

![FT4232H Schematic Symbol](image)

Figure 3.1 FT4232HL and FT4232HQ Schematic Symbol

3.1.2 Pin Descriptions

This section describes the operation of the FT4232H pins for 64-pin LQFP and 64-pin QFN. Both the 64-pin QFN and LQFP packages have the same function on each pin. The function of many pins is determined by
the configuration of the FT4232H. The following table details the function of each pin dependent on the configuration of the interface. Each of the functions is described in

Table 3.1.

(Note: The convention used throughout this document for active low signals is the signal name followed by #)

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>Pin functions (depend on configuration)</th>
<th>ASYNC Serial (RS232)</th>
<th>ASYNC Bit-bang</th>
<th>SYNC Bit-bang</th>
<th>MPSSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>ADBUS0</td>
<td>TXD</td>
<td>D0</td>
<td>D0</td>
<td>TCK/5K</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>ADBUS1</td>
<td>RXD</td>
<td>D1</td>
<td>D1</td>
<td>TDI/DO</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>ADBUS2</td>
<td>RTS#</td>
<td>D2</td>
<td>D2</td>
<td>TDO/D1</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>ADBUS3</td>
<td>CTS#</td>
<td>D3</td>
<td>D3</td>
<td>TMS/CS</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>ADBUS4</td>
<td>DTR#</td>
<td>D4</td>
<td>D4</td>
<td>GPIOL0</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>ADBUS5</td>
<td>DSR#</td>
<td>D5</td>
<td>D5</td>
<td>GPIOL1</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>ADBUS6</td>
<td>DCD#</td>
<td>D6</td>
<td>D6</td>
<td>GPIOL2</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>ADBUS7</td>
<td>RI#/ TXDEN*</td>
<td>D7</td>
<td>D7</td>
<td>GPIOL3</td>
<td></td>
</tr>
</tbody>
</table>

Channel B

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>Pin functions (depend on configuration)</th>
<th>ASYNC Serial (RS232)</th>
<th>ASYNC Bit-bang</th>
<th>SYNC Bit-bang</th>
<th>MPSSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>26</td>
<td>BDBUS0</td>
<td>TXD</td>
<td>D0</td>
<td>D0</td>
<td>TCK/5K</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>BDBUS1</td>
<td>RXD</td>
<td>D1</td>
<td>D1</td>
<td>TDI/DO</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>BDBUS2</td>
<td>RTS#</td>
<td>D2</td>
<td>D2</td>
<td>TDO/D1</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>BDBUS3</td>
<td>CTS#</td>
<td>D3</td>
<td>D3</td>
<td>TMS/CS</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>BDBUS4</td>
<td>DTR#</td>
<td>D4</td>
<td>D4</td>
<td>GPIOL0</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>BDBUS5</td>
<td>DSR#</td>
<td>D5</td>
<td>D5</td>
<td>GPIOL1</td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>BDBUS6</td>
<td>DCD#</td>
<td>D6</td>
<td>D6</td>
<td>GPIOL2</td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>BDBUS7</td>
<td>RI#/ TXDEN*</td>
<td>D7</td>
<td>D7</td>
<td>GPIOL3</td>
<td></td>
</tr>
</tbody>
</table>

Channel C

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>Pin functions (depend on configuration)</th>
<th>ASYNC Serial (RS232)</th>
<th>ASYNC Bit-bang</th>
<th>SYNC Bit-bang</th>
<th>MPSSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>38</td>
<td>CDBUS0</td>
<td>TXD</td>
<td>D0</td>
<td>D0</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>CDBUS1</td>
<td>RXD</td>
<td>D1</td>
<td>D1</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>CDBUS2</td>
<td>RTS#</td>
<td>D2</td>
<td>D2</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>CDBUS3</td>
<td>CTS#</td>
<td>D3</td>
<td>D3</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>CDBUS4</td>
<td>DTR#</td>
<td>D4</td>
<td>D4</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>CDBUS5</td>
<td>DSR#</td>
<td>D5</td>
<td>D5</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>CDBUS6</td>
<td>DCD#</td>
<td>D6</td>
<td>D6</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>CDBUS7</td>
<td>RI#/ TXDEN*</td>
<td>D7</td>
<td>D7</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
</tbody>
</table>

Channel D

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>Pin functions (depend on configuration)</th>
<th>ASYNC Serial (RS232)</th>
<th>ASYNC Bit-bang</th>
<th>SYNC Bit-bang</th>
<th>MPSSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>48</td>
<td>DDBUS0</td>
<td>TXD</td>
<td>D0</td>
<td>D0</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>52</td>
<td>DDBUS1</td>
<td>RXD</td>
<td>D1</td>
<td>D1</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>53</td>
<td>DDBUS2</td>
<td>RTS#</td>
<td>D2</td>
<td>D2</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>54</td>
<td>DDBUS3</td>
<td>CTS#</td>
<td>D3</td>
<td>D3</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>55</td>
<td>DDBUS4</td>
<td>DTR#</td>
<td>D4</td>
<td>D4</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>57</td>
<td>DDBUS5</td>
<td>DSR#</td>
<td>D5</td>
<td>D5</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
<tr>
<td>58</td>
<td>DDBUS6</td>
<td>DCD#</td>
<td>D6</td>
<td>D6</td>
<td>RS232 or Bit-Bang interface</td>
<td></td>
</tr>
</tbody>
</table>
Table 3.1 FT4232H Pin Configurations for 64-pin QFN and LQFP package

* RI#/ or TXDEN is selectable in the EEPROM. Default is RI#.

### 3.1.3 Common Pins

The operation of the following FT4232H pins are the same regardless of the configured mode:

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>12,37,64</td>
<td>VCORE</td>
<td>POWER Input</td>
<td>+1.8V input. Core supply voltage input.</td>
</tr>
<tr>
<td>20,31,42,56</td>
<td>VCCIO</td>
<td>POWER Input</td>
<td>+3.3V input. I/O interface power supply input. Failure to connect all VCCIO pins will result in failure of the device.</td>
</tr>
<tr>
<td>9</td>
<td>VPLL</td>
<td>POWER Input</td>
<td>+3.3V input. Internal PHY PLL power supply input. It is recommended that this supply is filtered using an LC filter.</td>
</tr>
<tr>
<td>4</td>
<td>VPHY</td>
<td>POWER Input</td>
<td>+3.3V Input. Internal USB PHY power supply input. Note that this cannot be connected directly to the USB supply. A +3.3V regulator must be used. It is recommended that this supply is filtered using an LC filter.</td>
</tr>
<tr>
<td>50</td>
<td>VREGIN</td>
<td>POWER Input</td>
<td>+3.3V Input. Integrated 1.8V voltage regulator input.</td>
</tr>
<tr>
<td>49</td>
<td>VREGOUT</td>
<td>POWER Output</td>
<td>+1.8V Output. Integrated voltage regulator output. Connect to VCORE with 3.3uF filter capacitor.</td>
</tr>
<tr>
<td>10</td>
<td>AGND</td>
<td>POWER Input</td>
<td>0V Analog ground.</td>
</tr>
<tr>
<td>1,5,11,15,25,35,47,51</td>
<td>GND</td>
<td>POWER Input</td>
<td>0V Ground input.</td>
</tr>
</tbody>
</table>

Table 3.2 Power and Ground for 64-pin QFN and LQFP package
### 3.1.4 Configured Pins

The following sections describe the function of the configurable pins referred to in Table 3.1 which is determined by how the FT4232H is configured.

#### 3.1.4.1 FT4232H Pins used as an Asynchronous Serial Interface

Any of the 4 channels of the FT4232H can be configured as an asynchronous serial UART interface (RS232/422/485). When configured in this mode, the pins used and the descriptions of the signals are shown in Table 3.5.

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>EECS</td>
<td>I/O</td>
<td>EEPROM – Chip Select. Tri-State during device reset.</td>
</tr>
<tr>
<td>62</td>
<td>EECLK</td>
<td>OUTPUT</td>
<td>Clock signal to EEPROM. Tri-State during device reset. When not in reset, this outputs the EEPROM clock.</td>
</tr>
<tr>
<td>61</td>
<td>EEDATA</td>
<td>I/O</td>
<td>EEPROM – Data I/O Connect directly to Data-In of the EEPROM and to Data-Out of the EEPROM via a 2.2K resistor. Also, pull Data-Out of the EEPROM to VCC via a 10K resistor for correct operation. Tri-State during device reset.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>EECS</td>
<td>I/O</td>
<td>EEPROM – Chip Select. Tri-State during device reset.</td>
</tr>
<tr>
<td>62</td>
<td>EECLK</td>
<td>OUTPUT</td>
<td>Clock signal to EEPROM. Tri-State during device reset. When not in reset, this outputs the EEPROM clock.</td>
</tr>
<tr>
<td>61</td>
<td>EEDATA</td>
<td>I/O</td>
<td>EEPROM – Data I/O Connect directly to Data-In of the EEPROM and to Data-Out of the EEPROM via a 2.2K resistor. Also, pull Data-Out of the EEPROM to VCC via a 10K resistor for correct operation. Tri-State during device reset.</td>
</tr>
</tbody>
</table>
Table 3.5 Channel A, B, C and D Asynchronous Serial Interface Configured Pin Descriptions

<table>
<thead>
<tr>
<th>Channel A Pin No.</th>
<th>Channel B Pin No.</th>
<th>Channel C Pin No.</th>
<th>Channel D Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>RS232 Configuration Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>26</td>
<td>38</td>
<td>48</td>
<td>TXD</td>
<td>OUTPUT</td>
<td>TXD = transmitter output</td>
</tr>
<tr>
<td>17</td>
<td>27</td>
<td>39</td>
<td>52</td>
<td>RXD</td>
<td>INPUT</td>
<td>RXD = receiver input</td>
</tr>
<tr>
<td>18</td>
<td>28</td>
<td>40</td>
<td>53</td>
<td>RTS#</td>
<td>OUTPUT</td>
<td>RTS# = Ready To send handshake output</td>
</tr>
<tr>
<td>19</td>
<td>29</td>
<td>41</td>
<td>54</td>
<td>CTS#</td>
<td>INPUT</td>
<td>CTS# = Clear To Send handshake input</td>
</tr>
<tr>
<td>21</td>
<td>30</td>
<td>43</td>
<td>55</td>
<td>DTR#</td>
<td>OUTPUT</td>
<td>DTR# = Data Transmit Ready modem signaling line</td>
</tr>
<tr>
<td>22</td>
<td>32</td>
<td>44</td>
<td>57</td>
<td>DSR#</td>
<td>INPUT</td>
<td>DSR# = Data Set Ready modem signaling line</td>
</tr>
<tr>
<td>23</td>
<td>33</td>
<td>45</td>
<td>58</td>
<td>DCD#</td>
<td>INPUT</td>
<td>DCD# = Data Carrier Detect modem signaling line</td>
</tr>
<tr>
<td>24</td>
<td>34</td>
<td>46</td>
<td>59</td>
<td>RI#/TXDEN</td>
<td>INPUT/OUTPUT</td>
<td>RI# = Ring Indicator Control Input. When the Remote Wake up option is enabled in the EEPROM, taking RI# low can be used to resume the PC USB Host controller from suspend. (see note 1, 2 and 3) TXDEN = (TTL level). For use with RS485 level converters.</td>
</tr>
</tbody>
</table>

Notes
1. When using remote wake-up, ensure the resistors are pulled-up in suspend. Also ensure peripheral designs do not allow any current sink paths that may partially power the peripheral.
2. If remote wake-up is enabled, a peripheral is allowed to draw up to 2.5mA in suspend. If remote wake-up is disabled, the peripheral must draw no more than 500uA in suspend.
3. If a Pull-down is enabled, the FT4232H will not wake up from suspend.

3.1.4.2 FT4232H Pins used in a Synchronous or Asynchronous Bit-Bang Interface

The FT4232H channel A, B, C or channel D can be configured as a bit-bang interface. There are two types of bit-bang modes: synchronous and asynchronous.

When configured in any bit-bang mode (synchronous or asynchronous), the pins used and the descriptions of the signals are shown in Table 3.6.

<table>
<thead>
<tr>
<th>Channel Number</th>
<th>Pin Nos.</th>
<th>Name</th>
<th>Type</th>
<th>Synchronous or Asynchronous Bit-Bang Configuration Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>24,23,22,21, 19,18,17,16</td>
<td>ADBUS[7:0]</td>
<td>I/O</td>
<td>Channel A, D7 to D0 bidirectional bit-bang data</td>
</tr>
<tr>
<td>B</td>
<td>34,33,32,30, 29,28,27,26</td>
<td>BDBUS[7:0]</td>
<td>I/O</td>
<td>Channel B, D7 to D0 bidirectional bit-bang data</td>
</tr>
<tr>
<td>C</td>
<td>46,45,44,43,</td>
<td>CDBUS[7:0]</td>
<td>I/O</td>
<td>Channel C, D7 to D0 bidirectional bit-bang data</td>
</tr>
</tbody>
</table>
For a functional description of this mode, please refer to section 4.5 Synchronous & Asynchronous Bit-Bang Interface Mode Desc.

### 3.1.4.3 FT4232H pins used in an MPSSE

The FT4232H channel A and channel B, each have a Multi-Protocol Synchronous Serial Engine (MPSSE). Each MPSSE can be independently configured to a number of industry standard serial interface protocols such as JTAG, I²C or SPI, or it can be used to implement a proprietary bus protocol. For example, it is possible to use one of the FT4232H’s channels (e.g. channel A) to connect to an SRAM configurable FPGA such as supplied by Altera or Xilinx. The FPGA device would normally be un-configured (i.e. have no defined function) at power-up. Application software on the PC could use the MPSSE to download configuration data to the FPGA over USB. This data would define the hardware function on power up. The other MPSSE channel (e.g. channel B) would be available for another serial interface function while channel C and channel D can be configured as UART or bit-bang mode. Alternatively each MPSSE can be used to control a number of GPIO pins. When configured in this mode, the pins used and the descriptions of the signals are shown in Table 3.7.

<table>
<thead>
<tr>
<th>Channel A Pin No.</th>
<th>Channel B Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>MPSSE Configuration Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>26</td>
<td>TCK/SK</td>
<td>OUTPUT</td>
<td>Clock Signal Output. For example:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG – TCK, Test interface clock</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI – SK, Serial Clock</td>
</tr>
<tr>
<td>17</td>
<td>27</td>
<td>TDI/DO</td>
<td>OUTPUT</td>
<td>Serial Data Output. For example:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG – TDI, Test Data Input</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI – DO, serial data output</td>
</tr>
<tr>
<td>18</td>
<td>28</td>
<td>TDO/DI</td>
<td>INPUT</td>
<td>Serial Data Input. For example:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG – TDO, Test Data output</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI – DI, Serial Data Input</td>
</tr>
<tr>
<td>19</td>
<td>29</td>
<td>TMS/CS</td>
<td>OUTPUT</td>
<td>Output Signal Select. For example:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG – TMS, Test Mode Select</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SPI – CS, Serial Chip Select</td>
</tr>
<tr>
<td>21</td>
<td>30</td>
<td>GPIOL0</td>
<td>I/O</td>
<td>General Purpose input/output</td>
</tr>
<tr>
<td>22</td>
<td>32</td>
<td>GPIOL1</td>
<td>I/O</td>
<td>General Purpose input/output</td>
</tr>
<tr>
<td>23</td>
<td>33</td>
<td>GPIOL2</td>
<td>I/O</td>
<td>General Purpose input/output</td>
</tr>
<tr>
<td>24</td>
<td>34</td>
<td>GPIOL3</td>
<td>I/O</td>
<td>General Purpose input/output</td>
</tr>
</tbody>
</table>

Table 3.7 Channel A and Channel B MPSSE Configured Pin Descriptions

For a functional description of this mode, please refer to section 4.4.
When either Channel A or Channel B or both channels are used in MPSSE mode, Channel C and Channel D can be configured as asynchronous serial interface (RS232/422/485) or Bit-Bang mode or a combination of both.

### 3.2 56-pin VQFN Package

The 56-pin VQFN with lower pin count and small size package is also available for the FT4232H. The differences exist on power/ground and pin number for each pin. The part number is FT4232H-56Q to distinguish it from the 64-pin package type. All the functions are supported in the 56-pin VQFN package. The pin numbering is illustrated in the schematic symbol shown in Figure 3.2.

#### 3.2.1 Schematic Symbol for FT4232H-56Q

![Figure 3.2 FT4232H-56Q Schematic Symbol](image-url)
3.2.2 Pin Descriptions for FT4232H-56Q

This section describes the operation of the FT4232H-56Q pins for 56-pin VQFN package. The function of many pins is determined by the configuration of the FT4232H-56Q. The following table details the function of each pin dependent on the configuration of the interface. Each of the functions is described in Table 3.8.

(Note: The convention used throughout this document for active low signals is the signal name followed by #)

<table>
<thead>
<tr>
<th>FT4232H-56Q</th>
<th>Pins</th>
<th>Pin functions (depend on configuration)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin #</td>
<td>Pin Name</td>
<td>ASYNC Serial (RS232)</td>
</tr>
<tr>
<td>12</td>
<td>ADBUS0</td>
<td>TXD</td>
</tr>
<tr>
<td>13</td>
<td>ADBUS1</td>
<td>RXD</td>
</tr>
<tr>
<td>14</td>
<td>ADBUS2</td>
<td>RTS#</td>
</tr>
<tr>
<td>15</td>
<td>ADBUS3</td>
<td>CTS#</td>
</tr>
<tr>
<td>17</td>
<td>ADBUS4</td>
<td>DTR#</td>
</tr>
<tr>
<td>18</td>
<td>ADBUS5</td>
<td>DSR#</td>
</tr>
<tr>
<td>19</td>
<td>ADBUS6</td>
<td>DCD#</td>
</tr>
<tr>
<td>20</td>
<td>ADBUS7</td>
<td>RI#/ TXDEN*</td>
</tr>
</tbody>
</table>

Channel A

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>TXD</th>
<th>RXD</th>
<th>RTS#</th>
<th>CTS#</th>
<th>DTR#</th>
<th>DSR#</th>
<th>DCD#</th>
<th>RI#/ TXDEN*</th>
</tr>
</thead>
<tbody>
<tr>
<td>22</td>
<td>BDBUS0</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>23</td>
<td>BDBUS1</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>24</td>
<td>BDBUS2</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>25</td>
<td>BDBUS3</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>26</td>
<td>BDBUS4</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>27</td>
<td>BDBUS5</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>28</td>
<td>BDBUS6</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>29</td>
<td>BDBUS7</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
</tbody>
</table>

Channel B

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>TXD</th>
<th>RXD</th>
<th>RTS#</th>
<th>CTS#</th>
<th>DTR#</th>
<th>DSR#</th>
<th>DCD#</th>
<th>RI#/ TXDEN*</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>CDBUS0</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>33</td>
<td>CDBUS1</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>34</td>
<td>CDBUS2</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>35</td>
<td>CDBUS3</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>36</td>
<td>CDBUS4</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>37</td>
<td>CDBUS5</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>38</td>
<td>CDBUS6</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>39</td>
<td>CDBUS7</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
</tbody>
</table>

Channel C

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>TXD</th>
<th>RXD</th>
<th>RTS#</th>
<th>CTS#</th>
<th>DTR#</th>
<th>DSR#</th>
<th>DCD#</th>
<th>RI#/ TXDEN*</th>
</tr>
</thead>
<tbody>
<tr>
<td>40</td>
<td>DDBUS0</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>41</td>
<td>DDBUS1</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>42</td>
<td>DDBUS2</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>43</td>
<td>DDBUS3</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>44</td>
<td>DDBUS4</td>
<td>D0</td>
<td>D1</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
</tr>
</tbody>
</table>

Channel D
3.2.3 Common Pins for FT4232H-56Q
The operation of the following FT4232H-56Q pins are the same regardless of the configured mode:

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2,31</td>
<td>VCORE</td>
<td>POWER</td>
<td>+1.8V input. Core supply voltage input.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>16,36,50</td>
<td>VCCIO</td>
<td>POWER</td>
<td>+3.3V input. I/O interface power supply input. Failure to connect all VCCIO pins will result in failure of the device.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>VPLL</td>
<td>POWER</td>
<td>+3.3V input. Internal PHY PLL power supply input. It is recommended that this supply is filtered using an LC filter.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>VPHY</td>
<td>POWER</td>
<td>+3.3V Input. Internal USB PHY power supply input. Note that this cannot be connected directly to the USB supply. A +3.3V regulator must be used. It is recommended that this supply is filtered using an LC filter.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>VREGIN</td>
<td>POWER</td>
<td>+3.3V Input. Integrated 1.8V voltage regulator input.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>VREGOUT</td>
<td>POWER</td>
<td>+1.8V Output. Integrated voltage regulator output. Connect to VCORE with 3.3uF filter capacitor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output</td>
<td></td>
</tr>
<tr>
<td>21,41,45</td>
<td>GND</td>
<td>POWER</td>
<td>0V Ground input.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td></td>
</tr>
</tbody>
</table>

Table 3.9 Power and Ground for 56-pin VQFN package

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>OSCI</td>
<td>INPUT</td>
<td>Oscillator input.</td>
</tr>
<tr>
<td>4</td>
<td>OSCO</td>
<td>OUTPUT</td>
<td>Oscillator output.</td>
</tr>
<tr>
<td>6</td>
<td>REF</td>
<td>INPUT</td>
<td>Current reference – connect via a 12K Ohm resistor @ 1% to GND.</td>
</tr>
<tr>
<td>7</td>
<td>DM</td>
<td>INPUT</td>
<td>USB Data Signal Minus.</td>
</tr>
<tr>
<td>8</td>
<td>DP</td>
<td>INPUT</td>
<td>USB Data Signal Plus.</td>
</tr>
</tbody>
</table>
### FT4232H QUAD HIGH SPEED USB TO MULTIPURPOSE UART/MPSSE IC Datasheet Version 2.5

Document No.: FT_000060  Clearance No.: FTDI#78

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>TEST</td>
<td>INPUT</td>
<td>IC test pin – for normal operation should be connected to GND.</td>
</tr>
<tr>
<td>11</td>
<td>RESET#</td>
<td>INPUT</td>
<td>Reset input (active low).</td>
</tr>
<tr>
<td>54</td>
<td>PWREN#</td>
<td>OUTPUT</td>
<td>Active low power-enable output. PWREN# = 0: Normal operation. PWREN# = 1: USB SUSPEND mode or device has not been configured. This can be used by external circuitry to power down logic when device is in USB suspend or has not been configured.</td>
</tr>
<tr>
<td>30</td>
<td>SUSPEND#</td>
<td>OUTPUT</td>
<td>Active low when USB is in suspend mode.</td>
</tr>
</tbody>
</table>

Table 3.10 Common Function pins for 56-pin VQFN Package

### 3.2.4 Configured Pins for FT4232H-56Q

The following sections describe the function of the configurable pins referred to in Table 3.8 which is determined by how the FT4232H-56Q is configured.

#### 3.2.4.1 FT4232H-56Q pins used as an asynchronous serial interface

Any of the 4 channels of the FT4232H-56Q can be configured as an asynchronous serial UART interface (RS232/422/485). When configured in this mode, the pins used and the descriptions of the signals are shown in Table 3.12.

<table>
<thead>
<tr>
<th>Channel A Pin No.</th>
<th>Channel B Pin No.</th>
<th>Channel C Pin No.</th>
<th>Channel D Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>RS232 Configuration Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>22</td>
<td>32</td>
<td>42</td>
<td>TXD</td>
<td>OUTPUT</td>
<td>TXD = transmitter output</td>
</tr>
<tr>
<td>13</td>
<td>23</td>
<td>33</td>
<td>46</td>
<td>RXD</td>
<td>INPUT</td>
<td>RXD = receiver input</td>
</tr>
<tr>
<td>14</td>
<td>24</td>
<td>34</td>
<td>47</td>
<td>RTS#</td>
<td>OUTPUT</td>
<td>RTS# = Ready To send handshake output</td>
</tr>
<tr>
<td>15</td>
<td>25</td>
<td>35</td>
<td>48</td>
<td>CTS#</td>
<td>INPUT</td>
<td>CTS# = Clear To Send handshake input</td>
</tr>
<tr>
<td>17</td>
<td>26</td>
<td>37</td>
<td>49</td>
<td>DTR#</td>
<td>OUTPUT</td>
<td>DTR# = Data Transmit Ready modem signaling line</td>
</tr>
<tr>
<td>18</td>
<td>27</td>
<td>38</td>
<td>51</td>
<td>DSR#</td>
<td>INPUT</td>
<td>DSR# = Data Set Ready modem signaling line</td>
</tr>
<tr>
<td>19</td>
<td>28</td>
<td>39</td>
<td>52</td>
<td>DCD#</td>
<td>INPUT</td>
<td>DCD# = Data Carrier Detect modem signaling line</td>
</tr>
</tbody>
</table>

**Table 3.11 EEPROM Interface Group for 56-pin VQFN Package**

**Table 3.12 Configured UART pins used as an asynchronous serial interface**
RI# = Ring Indicator Control Input. When the Remote Wake up option is enabled in the EEPROM, taking RI# low can be used to resume the PC USB Host controller from suspend. (see note 1, 2 and 3)

TXDEN = (TTL level). For use with RS485 level converters.

Table 3.12 Channel A, B, C & D Asynchronous Serial Interface Configured Pin Desc. for FT4232H-56Q

Notes

1. When using remote wake-up, ensure the resistors are pulled-up in suspend. Also ensure peripheral designs do not allow any current sink paths that may partially power the peripheral.
2. If remote wake-up is enabled, a peripheral is allowed to draw up to 2.5mA in suspend. If remote wake-up is disabled, the peripheral must draw no more than 500uA in suspend.
3. If a Pull-down is enabled, the FT4232H will not wake up from suspend.

3.2.4.2 FT4232H-56Q pins used in a Synchronous or Asynchronous Bit-Bang Interface

The FT4232H channel A, B, C or channel D can be configured as a bit-bang interface. There are two types of bit-bang modes: synchronous and asynchronous.

When configured in any bit-bang mode (synchronous or asynchronous), the pins used and the descriptions of the signals are shown in Table 3.13

<table>
<thead>
<tr>
<th>Channel Number</th>
<th>Pin Nos.</th>
<th>Name</th>
<th>Type</th>
<th>Synchronous or Asynchronous Bit-Bang Configuration Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>20,19,18,17, 15,14,13,12</td>
<td>ADBUS[7:0]</td>
<td>I/O</td>
<td>Channel A, D7 to D0 bidirectional bit-bang data</td>
</tr>
<tr>
<td>B</td>
<td>29,28,27,26, 25,24,23,22</td>
<td>BDBUS[7:0]</td>
<td>I/O</td>
<td>Channel B, D7 to D0 bidirectional bit-bang data</td>
</tr>
<tr>
<td>C</td>
<td>40,39,38,37, 35,34,33,32</td>
<td>CDBUS[7:0]</td>
<td>I/O</td>
<td>Channel C, D7 to D0 bidirectional bit-bang data</td>
</tr>
<tr>
<td>D</td>
<td>53,52,51,49, 48,47,46,42</td>
<td>DDBUS[7:0]</td>
<td>I/O</td>
<td>Channel D, D7 to D0 bidirectional bit-bang data</td>
</tr>
</tbody>
</table>

Table 3.13 Channel A, B, C & D Synchronous/Asynchronous Bit-Bang Configured Pin Desc. for FT4232H-56Q

For a functional description of this mode, please refer to section 4.5 Synchronous & Asynchronous Bit-Bang Interface Mode Desc.
The FT4232H channel A and channel B, each have a Multi-Protocol Synchronous Serial Engine (MPSSE). Each MPSSE can be independently configured to a number of industry standard serial interface protocols such as JTAG, I2C or SPI, or it can be used to implement a proprietary bus protocol. For example, it is possible to use one of the FT4232H’s channels (e.g. channel A) to connect to an SRAM configurable FPGA such as supplied by Altera or Xilinx. The FPGA device would normally be un-configured (i.e. have no defined function) at power-up. Application software on the PC could use the MPSSE to download configuration data to the FPGA over USB. This data would define the hardware function on power up. The other MPSSE channel (e.g. channel B) would be available for another serial interface function while channel C and channel D can be configured as UART or bit-bang mode. Alternatively each MPSSE can be used to control a number of GPIO pins. When configured in this mode, the pins used and the descriptions of the signals are shown in Table 3.14.

<table>
<thead>
<tr>
<th>Channel A Pin No.</th>
<th>Channel B Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>MPSSE Configuration Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>22</td>
<td>TCK/SK</td>
<td>OUTPUT</td>
<td>Clock Signal Output. For example: JTAG – TCK, Test interface clock SPI – SK, Serial Clock</td>
</tr>
<tr>
<td>13</td>
<td>23</td>
<td>TDI/DO</td>
<td>OUTPUT</td>
<td>Serial Data Output. For example: JTAG – TDI, Test Data Input SPI – DO, serial data output</td>
</tr>
<tr>
<td>14</td>
<td>24</td>
<td>TDO/DI</td>
<td>INPUT</td>
<td>Serial Data Input. For example: JTAG – TDO, Test Data output SPI – DI, Serial Data Input</td>
</tr>
<tr>
<td>15</td>
<td>25</td>
<td>TMS/CS</td>
<td>OUTPUT</td>
<td>Output Signal Select. For example: JTAG – TMS, Test Mode Select SPI – CS, Serial Chip Select</td>
</tr>
<tr>
<td>17</td>
<td>26</td>
<td>GPIOL0</td>
<td>I/O</td>
<td>General Purpose input/output</td>
</tr>
<tr>
<td>18</td>
<td>27</td>
<td>GPIOL1</td>
<td>I/O</td>
<td>General Purpose input/output</td>
</tr>
<tr>
<td>19</td>
<td>28</td>
<td>GPIOL2</td>
<td>I/O</td>
<td>General Purpose input/output</td>
</tr>
<tr>
<td>20</td>
<td>29</td>
<td>GPIOL3</td>
<td>I/O</td>
<td>General Purpose input/output</td>
</tr>
</tbody>
</table>

Table 3.14 Channel A and Channel B MPSSE Configured Pin Descriptions for FT4232H-56Q

For a functional description of this mode, please refer to section 4.4.

When either Channel A or Channel B or both channels are used in MPSSE mode, Channel C and Channel D can be configured as asynchronous serial interface (RS232/422/485) or Bit-Bang mode or a combination of both.
4 Function Description

The FT4232H is FTDI's 5th generation of USB devices. The FT4232H is a USB 2.0 High Speed (480Mb/s) to UART/MPSSE ICs. It has the capability of being configured in a variety of industry standard serial interfaces.

The FT4232H has four independent configurable interfaces. Two of these interfaces can be configured as UART, JTAG, SPI, I²C or bit-bang mode, using an MPSSE, with independent baud rate generators. The remaining two interfaces can be configured as UART or bit-bang.

4.1 Key Features

USB High Speed to Quad Interface. The FT4232H is a USB 2.0 High Speed (480Mbits/s) to four independent flexible/configurable serial interfaces.

Functional Integration. The FT4232H integrates a USB protocol engine which controls the physical Universal Transceiver Macrocell Interface (UTMI) and handles all aspects of the USB 2.0 High Speed interface. The FT4232H includes an integrated +1.8V Low Drop-Out (LDO) regulator and 12MHz to 480MHz PLL. It also includes 2kbytes Tx and Rx data buffers per channel. The FT4232H effectively integrates the entire USB protocol on a chip.

MPSSE. Multi-Purpose Synchronous Serial Engines (MPSSE), capable of speeds up to 30 Mbits/s, provides flexible synchronous interface configurations.

Data Transfer Rate. The FT4232H supports a data transfer rate up to 12 Mbit/s when configured as an RS232/RS422/RS485 UART interface. Please note the FT4232H does not support the baud rates of 7 Mbaud, 9 Mbaud, 10 Mbaud and 11 Mbaud.

Latency Timer. This is really a feature of the driver and is used to as a timeout to flush short packets of data back to the PC. The default is 16ms, but it can be altered between 0ms and 256ms. At 0ms latency you get a packet transfer on every high speed micro frame.

4.2 Functional Block Descriptions

Quad Multi-Purpose UART/MPSSE Controllers. The FT4232H has four independent UART/MPSSE Controllers. These blocks control the UART data or control the Bit-Bang mode if selected by the SETUP command. The blocks used on channel A and channel B also contain a MPSSE (Multi-Protocol Synchronous Serial Engine) in each of them which can be used independently of each other and the remaining UART channels. Using this it can be configured under software command to have 1 MPSSE + 3 UARTS (each UART can be set to Bit Bang mode to gain extra I/O if required) or 2 MPSSE + 2 UARTS.

USB Protocol Engine and FIFO control. The USB Protocol Engine controls and manages the interface between the UTMI PHY and the FIFOs of the chip. It also handles power management and the USB protocol specification.

Dual Port FIFO TX Buffer (2Kbytes per channel). Data from the Host PC is stored in these buffers to be used by the Multi-purpose UART/FIFO controllers. This is controlled by the USB Protocol Engine and FIFO control block.

Dual Port FIFO RX Buffer (2Kbytes per channel). Data from the Multi-purpose UART/FIFO controllers is stored in these blocks to be sent back to the Host PC when requested. This is controlled by the USB Protocol Engine and FIFO control block.

RESET Generator - The integrated Reset Generator Cell provides a reliable power-on reset to the device internal circuitry at power up. The RESET# input pin allows an external device to reset the FT4232H. RESET# should be tied to VCCIO (+3.3v) if not being used.

Independent Baud Rate Generators - The Baud Rate Generators provides an x16 or an x10 clock input to the UART's from a 120MHz reference clock and consists of a 14 bit pre-scaler and 4 register bits which provide fine tuning of the baud rate (used to divide by a number plus a fraction). This determines the Baud Rate of the UART which is programmable from 183 baud to 12 million baud. The FT2232H does not support the baud rates of 7 Mbaud, 9 Mbaud, 10 Mbaud and 11 Mbaud.
See FTDI application note AN232B0-5 for more details.

**+1.8V LDO Regulator.** The +1.8V LDO regulator generates the +1.8 volts for the core and the USB transceiver cell. Its input (VREGIN) must be connected to a +3.3V external power source. It is also recommended to add an external filtering capacitor to the VREGIN. There is no direct connection from the +1.8V output (VREGOUT) and the internal functions of the FT4232H. The PCB must be routed to connect VREGOUT to the pins that require the +1.8V including VREGIN.

**UTMI PHY.** The Universal Transceiver Macrocell Interface (UTMI) physical interface cell. This block handles the Full speed / High Speed SERDES (serialise – de-serialise) function for the USB TX/RX data. It also provides the clocks for the rest of the chip. A 12 MHz crystal should be connected to the OSCI and OSCO pins. A 12K Ohm resistor should be connected between REF and GND on the PCB.

The UTMI PHY functions include:
- Supports 480 Mbit/s "High Speed" (HS)/ 12 Mbit/s "Full Speed" (FS), FS Only and "Low Speed" (LS).
- SYNC/EOP generation and checking.
- Data and clock recovery from serial stream on the USB.
- Bit-stuffing/unstuffing; bit stuff error detection.
- Manages USB Resume, Wake Up and Suspend functions.
- Single parallel data clock output with on-chip PLL to generate higher speed serial data clocks.

**EEPROM Interface.** When used without an external EEPROM the FT4232H defaults to a quad USB to an asynchronous serial port device. Adding an external 93C46 (93C56 or 93C66) EEPROM allows customization of USB VID, PID, Serial Number, Product Description Strings and Power Descriptor value of the FT4232H for OEM applications. Other parameters controlled by the EEPROM include Remote Wake Up, Soft Pull Down on Power-Off and I/O pin drive strength.

The EEPROM must be a 16 bit wide configuration such as a Microchip 93LC46B or equivalent capable of a 1Mbit/s clock rate at VCC = +3.00V to 3.6V. The EEPROM is programmable in-circuit over USB using a utility program called FT_PROG available from FTDI’s web site (www.ftdichip.com). This allows a blank part to be soldered onto the PCB and programmed as part of the manufacturing and test process.

If no EEPROM is connected (or the EEPROM is blank), the FT4232H will default to serial ports. The device uses its built-in default VID (0403), PID (6011) Product Description and Power Descriptor Value. In this case, the device will not have a serial number as part of the USB descriptor.

### 4.3 FT232 UART Interface Mode Description

The FT4232H can be configured in similar UART modes as the FTDI FT232 devices (an asynchronous serial interface). The following examples illustrate how to configure the FT4232H with an RS232, RS422 or RS485 interfaces. The FT4232 can be configured as a mixture of these interfaces.

#### 4.3.1 RS232 Configuration

Figure 4.1 illustrates how the FT4232H channel A can be configured with an RS232 UART interface. This can be repeated for channels B, C and D to provide a quad RS232, but has been omitted for clarity.
4.3.2 RS422 Configuration

Figure 4.2 illustrates how the FT4232H can be configured as a dual RS422 interface. The FT4232H can have all 4 channels connected as RS422, but only channel A and channel C are shown for clarity.
In this case both channel A and channel C are configured as UART operating at TTL levels and a level converter device (full duplex RS485 transceiver) is used to convert the TTL level signals from the FT4232H to RS422 levels. The PWREN# signal is used to power down the level shifters such that they operate in a low quiescent current when the USB interface is in suspend mode.

### 4.3.3 RS485 Configuration

Figure 4.3 illustrates how the FT4232H can be configured as a dual RS485 interface. The FT4232H can have all 4 channels connected as RS485, but only channel A and channel C are shown for clarity.

In this case both channel A and channel C are configured as RS485 operating at TTL levels and a level converter device (half duplex RS485 transceiver) is used to convert the TTL level signals from the FT232H to RS485 levels. It has separate enables on both the transmitter and receiver. With RS485, the transmitter is only enabled when a character is being transmitted from the UART. The TXDEN pins on the FT4232H are provided for exactly that purpose, and so the transmitter enables are wired to the TXDEN’s. The receiver enable is active low, so it is wired to the PWREN# pin to disable the receiver when in USB suspend mode.

RS485 is a multi-drop network – i.e. many devices can communicate with each other over a single two wire cable connection. The RS485 cable requires to be terminated at each end of the cable. Links are provided to allow the cable to be terminated if the device is physically positioned at either end of the cable.

In this example the data transmitted by the FT4232H is also received by the device that is transmitting. The RS485 cable requires to be terminated at each end of the cable. Links are provided to allow the cable to be terminated if the device is physically positioned at either end of the cable.

RS485 is a multi-drop network – i.e. many devices can communicate with each other over a single two wire cable connection. The RS485 cable requires to be terminated at each end of the cable. Links are provided to allow the cable to be terminated if the device is physically positioned at either end of the cable.

In this example the data transmitted by the FT4232H is also received by the device that is transmitting. This is a common feature of RS485 and requires the application software to remove the transmitted data from the received data stream. With the FT4232H it is possible to do this entirely in hardware – simply modify the schematic so that RXD of the FT4232H is the logical OR of the level converter device receiver output with TXDEN using an HC32 or similar logic gate.
4.4 MPSSE Interface Mode Description

MPSSE Mode is designed to allow the FT4232H to interface efficiently with synchronous serial protocols such as JTAG, I2C and SPI Bus. It can also be used to program SRAM based FPGA’s over USB. The MPSSE interface is designed to be flexible so that it can be configured to allow any synchronous serial protocol (industry standard or proprietary) to be implemented using the FT4232H. MPSSE is only available on channel A and channel B.

MPSSE is fully configurable, and is programmed by sending commands down the data stream. These can be sent individually or more efficiently in packets. MPSSE is capable of a maximum sustained data rate of 30 Mbits/s.

When a channel is configured in MPSSE mode, the IO timing and signals used are shown in Figure 4.4 and Table 4.1. These show timings for CLKOUT=30MHz. CLKOUT can be divided internally to be provide a slower clock.

![Figure 4.4 MPSSE Signal Waveforms](image)

<table>
<thead>
<tr>
<th>NAME</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>Units</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>t1</td>
<td>33.33</td>
<td></td>
<td></td>
<td>ns</td>
<td>CLKOUT period</td>
</tr>
<tr>
<td>t2</td>
<td>15</td>
<td>16.67</td>
<td></td>
<td>ns</td>
<td>CLKOUT high period</td>
</tr>
<tr>
<td>t3</td>
<td>15</td>
<td>16.67</td>
<td></td>
<td>ns</td>
<td>CLKOUT low period</td>
</tr>
<tr>
<td>t4</td>
<td>1</td>
<td>7.15</td>
<td></td>
<td>ns</td>
<td>CLKOUT to TDI/DO delay</td>
</tr>
<tr>
<td>t5</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
<td>TDO/DI hold time</td>
</tr>
<tr>
<td>t6</td>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td>TDO/DI setup time</td>
</tr>
</tbody>
</table>

Table 4.1 MPSSE Signal Timings

MPSSE mode is enabled using Set Bit Bang Mode driver command. A hex value of 2 will enable it, and a hex value of 0 will reset the device. See application note AN2232-02, “Bit Mode Functions for the FT2232” for more details and examples.

The MPSSE command set is fully described in application note AN_108 – “Command Processor for MPSSE and MCU Host Bus Emulation Modes”.

The following additional application notes are available for configuring the MPSSE:
- AN_109 – “Programming Guide for High Speed FTCI2C DLL”
- AN_110 – “Programming Guide for High Speed FTCJTAG DLL”
- AN_111 – “Programming Guide for High Speed FTCSPI DLL”
4.4.1 MPSSE Adaptive Clocking

Adaptive clocking is a new MPSSE feature added to the FT24232H MPSSE engine.

The mode is effectively handshaking the CLK signal with a return clock RTCK. This is a technique used by ARM processors.

The FT4232H will assert the CLK line and wait for the RTCK to be returned from the target device to GPIOL3 line before changing the TDO (data out line).

![Diagram of Adaptive Clocking Interconnect](image)

**Figure 4.5 Adaptive Clocking Interconnect**

![Diagram of Adaptive Clocking waveform](image)

**Figure 4.6: Adaptive Clocking waveform**

Adaptive clocking is not enabled by default.

4.5 Synchronous & Asynchronous Bit-Bang Interface Mode Desc.

The FT4232H channel A, B, C or channel D can be configured as a bit-bang interface. There are two types of bit-bang modes: synchronous and asynchronous.

4.5.1 Asynchronous Bit-Bang Mode

Asynchronous Bit-Bang mode is the same as BM-style Bit-Bang mode. On any channel configured in asynchronous bit-bang mode, data written to the device in the normal manner will be self-clocked onto the parallel I/O data pins (those which have been configured as outputs). Each I/O pin can be independently set as an input or an output. The rate that the data is clocked out at is controlled by the baud rate generator.

For the data to change there has to be new data written, and the baud rate clock has to tick. If no new data is written to the channel, the pins will hold the last value written.

4.5.2 Synchronous Bit-Bang Mode

The synchronous Bit-Bang mode will only update the output parallel I/O port pins whenever data is sent from the USB interface to the parallel interface. When this is done, data is read from the USB Rx FIFO buffer and written out on the pins. Data can only be received from the parallel pins (to the USB Tx FIFO interface) when the parallel interface has been written to.

With Synchronous Bit-Bang mode, data will only be sent out by the FT4232H if there is space in the FT4232H USB TX FIFO for data to be read from the parallel interface pins. This Synchronous Bit-Bang mode will read the data bus parallel I/O pins first, before it transmits data from the USB Rx FIFO. It is therefore 1 byte behind the output, and so to read the inputs for the byte that you have just sent, another byte must be sent.

For example:

(1) Pins start at 0xFF
Send 0x55,0xAA
Pins go to 0x55 and then to 0xAA
Data read = 0xFF,0x55

(2) Pins start at 0xFF
Send 0x55,0xAA,0xAA
(repeat the last byte sent)
Pins go to 0x55 and then to 0xAA

Data read = 0xFF,0x55,0xAA

Synchronous Bit-Bang Mode differs from Asynchronous Bit-Bang mode in that the device parallel output is only read when the parallel output is written to by the USB interface. This makes it easier for the controlling program to measure the response to a USB output stimulus as the data returned to the USB interface is synchronous to the output data.

Asynchronous Bit-Bang mode is enabled using Set Bit Bang Mode driver command. A hex value of 1 will enable Asynchronous Bit-Bang mode.

Synchronous Bit-Bang mode is enabled using Set Bit Bang Mode driver command. A hex value of 4 will enable Synchronous Bit-Bang mode.

See application note AN2232-02, “Bit Mode Functions for the FT2232” for more details and examples of using the bit-bang modes.

An example of the synchronous bi-bang mode timing is shown in Figure 4.7 and Table 4.2.
It should be noted that the FT4232H does not output the WRSTB# or RDSTB# signals when configured in bit-bang mode. Figure 4.7 and Table 4.2 show these signals for illustration purposes only.

<table>
<thead>
<tr>
<th>NAME</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>t1</td>
<td>Current pin state is read</td>
</tr>
<tr>
<td>t2</td>
<td>RDSTB# is set inactive and data on the parallel I/O pins is read and sent to the USB host.</td>
</tr>
<tr>
<td>t3</td>
<td>RDSTB# is set active again, and any pins that are output will change to their new data</td>
</tr>
<tr>
<td>t4</td>
<td>1 clock cycle to allow for data setup</td>
</tr>
<tr>
<td>t5</td>
<td>WRSTB# goes active. This indicates that the host PC has written new data to the I/O parallel pins</td>
</tr>
<tr>
<td>t6</td>
<td>WRSTB# goes inactive</td>
</tr>
</tbody>
</table>

**Table 4.2 Synchronous Bit-Bang Mode Timing Interface Example Timings**

WRSTB# = this output indicates when new data has been written to the I/O pins from the Host PC (via the USB interface).

RDSTB# = this output rising edge indicates when data has been read from the I/O pins and sent to the Host PC (via the USB interface).

### 4.6 FT4232H Mode Selection

The 4 channels of the FT4232H reset to 4 asynchronous serial UART interfaces. Following a reset, the required mode can be configured by sending the `FT_SetBitMode` command (refer to D2XX_Programmers_Guide) to the USB driver software.

The EEPROM contents have no effect on the selected mode with the exception of selecting the TXDEN for RS485 mode when asynchronous serial interface has been selected in software. If the device is reset, then the 4 channels must be reconfigured into the required mode.

Note that the mode of each of the 4 channels is independent of the other channels.

The MPSSE can be configured directly using the D2XX commands. Refer to D2XX_Programmers_Guide for more details.

Also the MPSSE command set is fully described in application note AN108 - Command Processor For MPSSE and MCU Host Bus Emulation Modes.
### 5 Devices Characteristics and Ratings

#### 5.1 Absolute Maximum Ratings

The absolute maximum ratings for the FT4232H devices are as follows. These are in accordance with the Absolute Maximum Rating System (IEC 60134). Exceeding these values may cause permanent damage to the device.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Storage Temperature</td>
<td>-65°C to 150°C</td>
<td>Degrees C</td>
</tr>
<tr>
<td>Floor Life (Out of Bag) At Factory Ambient (30°C / 60% Relative Humidity)</td>
<td>168 Hours (IPC/JEDEC J-STD-033A MSL Level 3 Compliant)*</td>
<td>Hours</td>
</tr>
<tr>
<td>Ambient Operating Temperature (Power Applied)</td>
<td>-40°C to 85°C</td>
<td>Degrees C</td>
</tr>
<tr>
<td>MTTF FT4232HL</td>
<td>TBD</td>
<td>hours</td>
</tr>
<tr>
<td>MTTF FT4232HQ</td>
<td>TBD</td>
<td>hours</td>
</tr>
<tr>
<td>VCORE Supply Voltage</td>
<td>-0.3 to +2.0</td>
<td>V</td>
</tr>
<tr>
<td>VCCIO IO Voltage</td>
<td>-0.3 to +4.0</td>
<td>V</td>
</tr>
<tr>
<td>DC Input Voltage – USBDP and USBDM</td>
<td>-0.5 to +3.63</td>
<td>V</td>
</tr>
<tr>
<td>DC Input Voltage – High Impedance Bi-directional (powered from VCCIO)</td>
<td>-0.3 to +5.8</td>
<td>V</td>
</tr>
<tr>
<td>DC Input Voltage – All Other Inputs</td>
<td>-0.5 to + (VCCIO +0.5)</td>
<td>V</td>
</tr>
<tr>
<td>DC Output Current – Outputs</td>
<td>16</td>
<td>mA</td>
</tr>
</tbody>
</table>

*Table 5.1 Absolute Maximum Ratings*

* If devices are stored out of the packaging beyond this time limit the devices should be baked before use. The devices should be ramped up to a temperature of +125°C and baked for up to 17 hours.
## 5.2 DC Characteristics

DC Characteristics (Ambient Temperature = -40°C to +85°C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCORE</td>
<td>VCC Core Operating</td>
<td>1.62</td>
<td>1.80</td>
<td>1.98</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Supply Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCCIO*</td>
<td>VCCIO Operating Supply</td>
<td>2.97</td>
<td>3.30</td>
<td>3.63</td>
<td>V</td>
<td>Cells are 5V tolerant</td>
</tr>
<tr>
<td></td>
<td>Voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VREGIN</td>
<td>VREGIN Voltage regulator</td>
<td>3.00</td>
<td>3.30</td>
<td>3.60</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Input</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VREGOUT</td>
<td>Voltage regulator</td>
<td>1.71</td>
<td>1.80</td>
<td>1.89</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Output</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ireg</td>
<td>Regulator Current</td>
<td></td>
<td></td>
<td>150</td>
<td>mA</td>
<td>VREGIN +3.3V</td>
</tr>
<tr>
<td>Icc1</td>
<td>Core Operating Supply</td>
<td>---</td>
<td>70</td>
<td>---</td>
<td>mA</td>
<td>VCORE = +1.8V Normal Operation</td>
</tr>
<tr>
<td></td>
<td>Current</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Icc1r</td>
<td>Core Reset Supply</td>
<td>---</td>
<td>5</td>
<td>---</td>
<td>mA</td>
<td>VCORE = +1.8V Device in reset</td>
</tr>
<tr>
<td></td>
<td>Current</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>state.</td>
</tr>
<tr>
<td>Icc1s</td>
<td>Core Suspend Supply</td>
<td></td>
<td>500</td>
<td></td>
<td>µA</td>
<td>VCORE = +1.8V USB Suspend</td>
</tr>
<tr>
<td></td>
<td>Current</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 5.2 Operating Voltage and Current

**Note:** Failure to connect all VCCIO pins will result in failure of the device.
The I/O pins are +3.3v cells, which are +5V tolerant (except the USB PHY pins).

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voh</td>
<td>Output Voltage High</td>
<td>2.40</td>
<td>3.14</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3.20</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3.22</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3.22</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vol</td>
<td>Output Voltage Low</td>
<td>0.18</td>
<td>0.40</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.12</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.08</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.07</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vil</td>
<td>Input low Switching Threshold</td>
<td>-</td>
<td>0.80</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vih</td>
<td>Input High Switching Threshold</td>
<td>2.0</td>
<td>-</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vt</td>
<td>Switching Threshold</td>
<td>1.50</td>
<td>V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vt-</td>
<td>Schmitt trigger negative going</td>
<td>0.80</td>
<td>1.10</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>threshold voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vt+</td>
<td>Schmitt trigger positive going</td>
<td>1.60</td>
<td>2.0</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>threshold voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rpu</td>
<td>Input pull-up resistance</td>
<td>40</td>
<td>75</td>
<td>190</td>
<td>KΩ</td>
<td></td>
</tr>
<tr>
<td>Rpd</td>
<td>Input pull-down resistance</td>
<td>40</td>
<td>75</td>
<td>190</td>
<td>KΩ</td>
<td></td>
</tr>
<tr>
<td>Iin</td>
<td>Input Leakage Current</td>
<td>15</td>
<td>45</td>
<td>85</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>Ioz</td>
<td>Tri-state output leakage current</td>
<td>+/-10</td>
<td>μA</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 5.3 I/O Pin Characteristics (except USB PHY pins)

*The I/O drive strength and slow slew-rate are configurable in the EEPROM.
DC Characteristics (Ambient Temperature = -40°C to +85°C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPHY, VPLL</td>
<td>PHY Operating Supply Voltage</td>
<td>3.0</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
<td>3.3V I/O</td>
</tr>
<tr>
<td>Iccphy</td>
<td>PHY Operating Supply Current</td>
<td>---</td>
<td>30</td>
<td>60</td>
<td>mA</td>
<td>High-speed operation at 480 MHz</td>
</tr>
<tr>
<td>Iccphy (susp)</td>
<td>PHY Operating Supply Current</td>
<td>---</td>
<td>10</td>
<td>50</td>
<td>μA</td>
<td>USB Suspend</td>
</tr>
</tbody>
</table>

Table 5.4 PHY Operating Voltage and Current

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voh</td>
<td>Output Voltage High</td>
<td>VCORE-0.2</td>
<td></td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Vol</td>
<td>Output Voltage Low</td>
<td></td>
<td>0.2</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Vil</td>
<td>Input low Switching Threshold</td>
<td>-</td>
<td>0.8</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Vih</td>
<td>Input High Switching Threshold</td>
<td>2.0</td>
<td>-</td>
<td></td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

Table 5.5 PHY I/O Pin Characteristics

5.3 ESD Tolerance

ESD protection for FT4232H IO's

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Reference</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human Body Model (HBM)</td>
<td>JEDEC EIA/JESD22-A114-B, Class 2</td>
<td>±2kV</td>
<td></td>
<td></td>
<td>kV</td>
</tr>
<tr>
<td>Machine Mode (MM)</td>
<td>JEDEC EIA/JESD22-A115-A, Class B</td>
<td>±200V</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Charge Device Model (CDM)</td>
<td>JEDEC EIA/ JESD22-C101-D, Class-III</td>
<td>±500V</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Latch-up</td>
<td>JESD78, Trigger Class-II</td>
<td>±200mA</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>

Table 5.6 ESD Tolerance
## 5.4 Thermal Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\Theta_{JA}$ (FT4232HL)</td>
<td>37.66</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
<tr>
<td>$\Theta_{JC}$ (FT4232HL)</td>
<td>8.39</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
<tr>
<td>$\Theta_{JA}$ (FT4232HQ)</td>
<td>29.67</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
<tr>
<td>$\Theta_{JC}$ (FT4232HQ)</td>
<td>14.12</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
<tr>
<td>$T_J$ (FT4232HL/FT4232HQ)</td>
<td>-40</td>
<td>25</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

Table 5.7 Thermal Characteristics
6 FT4232H Configurations

The following sections illustrate possible USB power configurations for the FT4232H.

All USB power configurations illustrated apply to both package options for the FT4232H device.

6.1 USB Bus Powered Configuration

Bus Powered Application example 1: Bus powered configuration

![Bus Powered Configuration Example 1](image)

Figure 6.1 Bus Powered Configuration Example 1

Figure 6.1 illustrates the FT4232H in a typical USB bus powered design configuration. A USB bus powered device gets its power from the USB bus. In this application, the FT4232H requires that the VBUS (USB +5V) is regulated down to +3.3V (using an LDO) to supply the VCCIO, VPLL, VPHY and VREGIN.

VREGIN is the +3.3V input to the on chip +1.8V regulator. The output of the on chip LDO regulator (+1.8V) drives the FT4232H core supply (VCORE). This requires a minimum of a 3.3uF filter capacitor.
Bus Powered Application example 2: Bus powered configuration (with additional 1.8V LDO voltage regulator for VCORE).

**Figure 6.2 Bus Powered Configuration Example 2**

Figure 6.2 illustrate the FT4232H in a typical USB bus powered configuration similar to Figure 6.1. The difference here is that the +1.8V for the FT4232H core (VCORE) has been regulated from the VBUS as well as the +3.3V supply to the VPLL, VPHY, VCCIO and VREGIN.
6.2 USB Self Powered Configuration

Self-Powered application example 1: Self powered configuration

Figure 6.3 Self Powered Configuration Example 1

Figure 6.3 illustrate the FT4232H in a typical USB self-powered configuration. A USB self-powered device gets its power from its own power supply and does not draw current from the USB bus. In this example an external power supply is used. This external supply is regulated to +3.3V.

Note that in this set-up, the EEPROM should be configured for self-powered operation.
Self-Powered application example 2: Self powered configuration (with additional 1.8V LDO voltage regulator for VCORE).

Figure 6.4 Self Powered Configuration Example 2

Figure 6.4 illustrates the FT4232H in a typical USB self-powered configuration similar to Figure 6.3. The difference here is that the +1.8V for the FT4232H core has been regulated from the external power supply.

Note that in this set-up, the EEPROM should be configured for self-powered operation.
6.3 Oscillator Configuration

Figure 6.5 Recommended FT4232H Crystal Oscillator Configuration.

Figure 6.5 illustrates how to connect the FT4232H with a 12MHz ± 0.003% crystal. In this case loading capacitors should to be added between OSCI, OSCO and GND as shown. A value of 27pF is shown as the capacitor in the example – this will be good for many crystals but it is recommended to select the loading capacitor value based on the manufacturer’s recommendations wherever possible. It is recommended to use a parallel cut type crystal.

It is also possible to use a 12 MHz oscillator with the FT4232H. In this case the output of the oscillator would drive OSCI, and OSCO should be left unconnected. The oscillator must have a CMOS output drive capability.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>OSCI Vin</td>
<td>Input Voltage</td>
<td>2.97</td>
<td>3.30</td>
<td>3.63</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>FIn</td>
<td>Input Frequency</td>
<td>12</td>
<td></td>
<td></td>
<td>MHz</td>
<td>+/- 30ppm</td>
</tr>
<tr>
<td>Ji</td>
<td>Cycle to cycle jitter</td>
<td>&lt; 150</td>
<td></td>
<td></td>
<td>pS</td>
<td></td>
</tr>
</tbody>
</table>

Table 6.1 OSCI Input characteristics
6.4 4 Channel Transmit and Receiver LED Indication Example

The following example illustrates how a 74HCT595 can be used to decode the EEDATA data to indicate Tx and Rx on each of the channels. The associated LED will light when the Channel is transmitting or receiving data.

In this configuration, the LEDs will flash when the EEPROM is accessed e.g. during enumeration.

Under normal operation, the EECS is held low to disable access to the EEPROM. In this special case, the EECLK (frequency = 1.56µS) will clock the EEDATA into the 74HC595 shift register (with EECS low, therefore EEPROM ignores the EEDATA). Then EECS will pulse high. The rising edge of the EECS latches the data into a storage register of the 74HC595 which drives the LEDs.

Please refer to the 74HC595 datasheet for further explanation.
7EEPROM Configuration

If an external EEPROM is fitted (93LC46/56/66) it can be programmed over USB using FT_PROG. The EEPROM must be 16 bits wide and capable or working at a VCC supply of +3.0 to +3.6 volts.

Adding an external EEPROM allows selecting the TXDEN for RS485 mode when asynchronous serial interface has been selected.

Figure 7.1 EEPROM Interface

The external EEPROM can also be used to customise the USB VID, PID, Serial Number, Product Description Strings and Power Descriptor value of the FT4232H for OEM applications. Other parameters controlled by the EEPROM include Remote Wake Up, Soft Pull Down on Power-Off and I/O pin drive strength.

If no EEPROM is connected (or the EEPROM is blank), the FT4232H uses its built-in default VID (0403), PID (6011) Product Description and Power Descriptor Value. In this case, the device will not have a serial number as part of the USB descriptor.

7.1 Default EEPROM Configuration

The external EEPROM (if it’s fitted) can be programmed over USB using FT_PROG. This allows a blank part to be soldered onto the PCB and programmed as part of the manufacturing and test process. Users who do not have their own USB Vendor ID but who would like to use a unique Product ID in their design can apply to FTDI for a free block of unique PIDs.

See TN_100 USB Vendor ID/Product ID Guidelines for more information.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB Vendor ID (VID)</td>
<td>0403h</td>
<td>FTDI default VID (hex)</td>
</tr>
<tr>
<td>USB Product UD (PID)</td>
<td>6011h</td>
<td>FTDI default PID (hex)</td>
</tr>
<tr>
<td>bcd Device</td>
<td>0800h</td>
<td></td>
</tr>
<tr>
<td>Serial Number Enabled?</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Serial Number None</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>Parameter</td>
<td>Value</td>
<td>Notes</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
<td>-------------</td>
<td>----------------------------------------------------------------------</td>
</tr>
<tr>
<td>Pull down I/O Pins in USB Suspend</td>
<td>Disabled</td>
<td>Enabling this option will make the device pull down on the UART</td>
</tr>
<tr>
<td></td>
<td></td>
<td>interface lines when in USB suspend mode (PWREN# is high).</td>
</tr>
<tr>
<td>Manufacturer Name</td>
<td>FTDI</td>
<td></td>
</tr>
<tr>
<td>Product Description</td>
<td>Quad RS232-HS</td>
<td></td>
</tr>
<tr>
<td>Max Bus Power Current</td>
<td>500mA</td>
<td></td>
</tr>
<tr>
<td>Power Source</td>
<td>Bus Powered</td>
<td></td>
</tr>
<tr>
<td>Device Type</td>
<td>FT4232H</td>
<td></td>
</tr>
<tr>
<td>USB Version</td>
<td>0200h</td>
<td>Returns USB 2.0 device description to the host.</td>
</tr>
<tr>
<td>Remote Wake Up</td>
<td>Disabled</td>
<td>Taking RI# low will wake up the USB host controller from suspend</td>
</tr>
<tr>
<td></td>
<td></td>
<td>in approximately 20 ms. If enabled.</td>
</tr>
<tr>
<td>RI RS485</td>
<td>Disabled</td>
<td>Enables TXDEN signal for RS485 buses.</td>
</tr>
<tr>
<td>High Current I/Os</td>
<td>Disabled</td>
<td>Enables the high drive level on the UART and ACBUS I/O pins.</td>
</tr>
<tr>
<td>Load VCP Driver</td>
<td>Enabled</td>
<td>Makes the device load the VCP driver interface for the device.</td>
</tr>
</tbody>
</table>

Table 7.1 Default Configuration with a blank/no EEPROM
8 Package Parameters

The FT4232H is available in three different packages. The FT4232HL is the LQFP-64 option, the FT4232HQ is the QFN-64 package option and the FT4232H-56Q is the VQFN-56 package option. The solder reflow profile for all packages is described in Section 8.4. See TN_166 FTDI Example IC Footprints for PCB footprint guidelines.

8.1 FT4232HQ, QFN-64 Package Dimensions

![Figure 8.1 64 pin QFN Package Details](image-url)

**Notes:**
1. All dimensions are in mm.
2. Pin 1 ID can be combination of DOT AND/OR Chamfer.
3. Pin 1 ID is NOT connected to the internal ground of the device. It is internally connected to the bottom side central solder pad, which is 4.35 x 4.35mm.
4. Pin 1 ID can be connected to system ground, but it is not recommended using this as a ground point for the device.
5. Optional Chamfer on corner leads.

8.2 FT4232HL, LQFP-64 Package Dimensions

Line 1– FTDI Logo
Line 2– Date Code and Revision
Line 3– Wafer Lot Number
Line 4– FTDI Part Number

Dimensions are body dimensions (mm)

Figure 8.2 64 pin LQFP Package Details
8.3 FT4232H-56Q, VQFN-56 Package Dimensions

Table 8.1 64 pin LQFP Package Details – dimensions (in mm)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>11.8</td>
<td>12</td>
<td>12.2</td>
</tr>
<tr>
<td>D1</td>
<td>9.9</td>
<td>10</td>
<td>10.1</td>
</tr>
<tr>
<td>E</td>
<td>11.8</td>
<td>12</td>
<td>12.2</td>
</tr>
<tr>
<td>E1</td>
<td>9.9</td>
<td>10</td>
<td>10.1</td>
</tr>
<tr>
<td>b</td>
<td>0.17</td>
<td>0.22</td>
<td>0.27</td>
</tr>
<tr>
<td>c</td>
<td>0.09</td>
<td></td>
<td>0.2</td>
</tr>
<tr>
<td>b1</td>
<td>0.17</td>
<td>0.2</td>
<td>0.23</td>
</tr>
<tr>
<td>c1</td>
<td>0.09</td>
<td></td>
<td>0.16</td>
</tr>
<tr>
<td>e</td>
<td></td>
<td>0.5 BSC</td>
<td></td>
</tr>
</tbody>
</table>

FT4232H QUAD HIGH SPEED USB TO MULTIPURPOSE UART/MPSSE IC Datasheet Version 2.5

Document No.: FT_000060  Clearance No.: FTDI#78
Notes:
1. All dimensions are in mm.
2. Pin 1 IDENTIFICATION can be combination of DOT AND/OR Chamfer.
3. The internal ground of the device is connected to the bottom side central solder pad whose dimension is 6.10 x 6.10mm. This central solder pad must be connected to the ground of the system.

8.4 Solder Reflow Profile

Figure 8.4 FT4232H Solder Reflow Profile
### Table 8.2 Reflow Profile Parameter Values

<table>
<thead>
<tr>
<th>Profile Feature</th>
<th>Pb Free Solder Process (green material)</th>
<th>SnPb Eutectic and Pb free (non green material) Solder Process</th>
</tr>
</thead>
<tbody>
<tr>
<td>Average Ramp Up Rate ($T_s$ to $T_p$)</td>
<td>3°C / second Max.</td>
<td>3°C / Second Max.</td>
</tr>
<tr>
<td><strong>Preheat</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- Temperature Min ($T_{s Min.}$)</td>
<td>150°C</td>
<td>100°C</td>
</tr>
<tr>
<td>- Temperature Max ($T_{s Max.}$)</td>
<td>200°C</td>
<td>150°C</td>
</tr>
<tr>
<td>- Time ($t_s$ Min to $t_s$ Max)</td>
<td>60 to 120 seconds</td>
<td>60 to 120 seconds</td>
</tr>
<tr>
<td><strong>Time Maintained Above Critical Temperature $T_L$:</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>- Temperature ($T_L$)</td>
<td>217°C</td>
<td>183°C</td>
</tr>
<tr>
<td>- Time ($t_L$)</td>
<td>60 to 150 seconds</td>
<td>60 to 150 seconds</td>
</tr>
<tr>
<td><strong>Peak Temperature ($T_p$)</strong></td>
<td>260°C</td>
<td></td>
</tr>
<tr>
<td><strong>Time within 5°C of actual Peak Temperature ($t_p$)</strong></td>
<td>30 to 40 seconds</td>
<td>20 to 40 seconds</td>
</tr>
<tr>
<td><strong>Ramp Down Rate</strong></td>
<td>6°C / second Max.</td>
<td>6°C / second Max.</td>
</tr>
<tr>
<td><strong>Time for $T= 25°C$ to Peak Temperature, $T_p$</strong></td>
<td>8 minutes Max.</td>
<td>6 minutes Max.</td>
</tr>
</tbody>
</table>

**Table 8.3 Package Reflow Peak Temperature**

<table>
<thead>
<tr>
<th>Package Thickness</th>
<th>Volume mm3 &lt; 350</th>
<th>Volume mm3 ≥350</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt; 2.5 mm</td>
<td>235 +5/-0 deg C</td>
<td>220 +5/-0 deg C</td>
</tr>
<tr>
<td>≥ 2.5 mm</td>
<td>220 +5/-0 deg C</td>
<td>220 +5/-0 deg C</td>
</tr>
</tbody>
</table>

**Pb Free (green material) = 260 +5/-0 deg C**
9 Contact Information

Head Office – Glasgow, UK

Future Technology Devices International Limited
Unit 1, 2 Seaward Place, Centurion Business Park
Glasgow G41 1HH
United Kingdom
Tel: +44 (0) 141 429 2777
Fax: +44 (0) 141 429 2758

E-mail (Sales) sales1@ftdichip.com
E-mail (Support) support1@ftdichip.com
E-mail (General Enquiries) admin1@ftdichip.com

Branch Office – Tigard, Oregon, USA

Future Technology Devices International Limited (USA)
7130 SW Fir Loop
Tigard, OR 97223-8160
USA
Tel: +1 (503) 547 0988
Fax: +1 (503) 547 0987

E-mail (Sales) us.sales@ftdichip.com
E-mail (Support) us.support@ftdichip.com
E-mail (General Enquiries) us.admin@ftdichip.com

Branch Office – Taipei, Taiwan

Future Technology Devices International Limited (Taiwan)
2F, No. 516, Sec. 1, NeiHu Road
Taipei 114
Taiwan, R.O.C.
Tel: +886 (0) 2 8797 1330
Fax: +886 (0) 2 8751 9737

E-mail (Sales) tw.sales1@ftdichip.com
E-mail (Support) tw.support1@ftdichip.com
E-mail (General Enquiries) tw.admin1@ftdichip.com

Branch Office – Shanghai, China

Future Technology Devices International Limited (China)
Room 1103, No. 666 West Huaihai Road,
Shanghai, 200052
China
Tel: +86 21 62351596
Fax: +86 21 62351595

E-mail (Sales) cn.sales@ftdichip.com
E-mail (Support) cn.support@ftdichip.com
E-mail (General Enquiries) cn.admin@ftdichip.com

Web Site
http://ftdichip.com

Distributor and Sales Representatives

Please visit the Sales Network page of the FTDI Web site for the contact details of our distributor(s) and sales representative(s) in your country.

System and equipment manufacturers and designers are responsible to ensure that their systems, and any Future Technology Devices International Ltd (FTDI) devices incorporated in their systems, meet all applicable safety, regulatory and system-level performance requirements. All application-related information in this document (including application descriptions, suggested FTDI devices and other materials) is provided for reference only. While FTDI has taken care to assure it is accurate, this information is subject to customer confirmation, and FTDI disclaims all liability for system designs and for any applications assistance provided by FTDI. Use of FTDI devices in life support and/or safety applications is entirely at the user's risk, and the user agrees to defend, indemnify and hold harmless FTDI from any and all damages, claims, suits or expense resulting from such use. This document is subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Neither the whole nor any part of the information contained in, or the product described in this document, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow G41 1HH, United Kingdom. Scotland Registered Company Number: SC136640
Appendix A – References

Document References

AN  113, “Interfacing FT2232H Hi-Speed Devices To I2C Bus
AN  109 – “Programming Guide for High Speed FTCI2C DLL”
AN  110 – “Programming Guide for High Speed FTCJTAG DLL
AN  111 – “Programming Guide for High Speed FTCSPI DLL
AN  113 – “Interfacing FT2232H Hi-Speed Devices To I2C Bus
AN114 – “Interfacing FT2232H Hi-Speed Devices To SPI Bus
AN135 – MPSSE Basics
AN108 - Command Processor For MPSSE and MCU Host Bus Emulation Modes
TN_ 104, "Guide to Debugging Customers Failed Driver Installation
TN_ 100 USB Vendor ID/Product ID Guidelines
TN_166 FTDI Example IC Footprints
AN2232-02, "Bit Mode Functions for the FT2232
74HC595 datasheet
FT_PROG EEPROM Programming Utility

Acronyms and Abbreviations

<table>
<thead>
<tr>
<th>Terms</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDM</td>
<td>Charge Device Model</td>
</tr>
<tr>
<td>CMOS</td>
<td>Complementary Metal Oxide Semiconductor</td>
</tr>
<tr>
<td>ESD</td>
<td>Electrostatic Discharge</td>
</tr>
<tr>
<td>EHCI</td>
<td>Extensible Host Controller Interface</td>
</tr>
<tr>
<td>EEPROM</td>
<td>Electrically Erasable Programmable Read-Only Memory</td>
</tr>
<tr>
<td>FIFO</td>
<td>First In First Out</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field-Programmable Gate Array</td>
</tr>
<tr>
<td>HBM</td>
<td>Human Body Model</td>
</tr>
<tr>
<td>IC</td>
<td>Integrated Circuit</td>
</tr>
<tr>
<td>I²C</td>
<td>Inter Integrated Circuit</td>
</tr>
<tr>
<td>JTAG</td>
<td>Joint Test Action Group</td>
</tr>
<tr>
<td>LDO</td>
<td>Low Drop Out</td>
</tr>
<tr>
<td>LED</td>
<td>Light Emitting Diode</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>LQFP</td>
<td>Low profile Quad Flat Package</td>
</tr>
<tr>
<td>MM</td>
<td>Machine Mode</td>
</tr>
<tr>
<td>MCU</td>
<td>Microcontroller Unit</td>
</tr>
<tr>
<td>MPSSE</td>
<td>Multi-Protocol Synchronous Serial Engine</td>
</tr>
<tr>
<td>OHCI</td>
<td>Open Host Controller Interface</td>
</tr>
<tr>
<td>PLD</td>
<td>Programmable Logic Device</td>
</tr>
<tr>
<td>QFN</td>
<td>Quad Flat No-Lead</td>
</tr>
<tr>
<td>SPI</td>
<td>Serial Peripheral Interface</td>
</tr>
<tr>
<td>USB</td>
<td>Universal Serial Bus</td>
</tr>
<tr>
<td>UART</td>
<td>Universal Asynchronous Receiver/Transmitter</td>
</tr>
<tr>
<td>UHCI</td>
<td>Universal Host Controller Interface</td>
</tr>
<tr>
<td>UTMI</td>
<td>Universal Transceiver Macrocell Interface</td>
</tr>
<tr>
<td>VCP</td>
<td>Virtual COM Ports</td>
</tr>
<tr>
<td>VQFN</td>
<td>Very Thin Quad Flat Non-Leaded Package</td>
</tr>
</tbody>
</table>
Appendix B - List of Figures and Tables

List of Tables

Table 3.1 FT4232H Pin Configurations for 64-pin QFN and LQFP package ........................................ 9  
Table 3.2 Power and Ground for 64-pin QFN and LQFP package ....................................................... 9  
Table 3.3 Common Function pins for 64-pin QFN and LQFP Package .................................................. 10  
Table 3.4 EEPROM Interface Group for 64-pin QFN and LQFP Package ............................................. 10  
Table 3.5 Channel A, B, C and D Asynchronous Serial Interface Configured Pin Descriptions ........... 11  
Table 3.6 Channel A, B, C & D Synchronous/Asynchronous Bit-Bang Configured Pin Descriptions .... 12  
Table 3.7 Channel A and Channel B MPSSE Configured Pin Descriptions ........................................ 12  
Table 3.8 FT4232H Pin Configurations for 56-Pin VQFN Package .......................................................... 15  
Table 3.9 Power and Ground for 56-pin VQFN package ........................................................................ 15  
Table 3.10 Common Function pins for 56-pin VQFN Package ............................................................... 16  
Table 3.11 EEPROM Interface Group for 56-pin VQFN Package .......................................................... 16  
Table 3.12 Channel A, B, C & D Asynchronous Serial Interface Configured Pin Desc. for FT4232H-56Q .... 17  
Table 3.13 Channel A, B, C & D Synchronous/Asynchronous Bit-Bang Configured Pin Desc. for FT4232H-56Q ................................................................. 17  
Table 3.14 Channel A and Channel B MPSSE Configured Pin Descriptions for FT4232H-56Q ............ 18  
Table 4.1 MPSSE Signal Timings ........................................................................................................... 23  
Table 4.2 Synchronous Bit-Bang Mode Timing Interface Example Timings ........................................... 26  
Table 5.1 Absolute Maximum Ratings ................................................................................................. 27  
Table 5.2 Operating Voltage and Current ............................................................................................. 28  
Table 5.3 I/O Pin Characteristics (except USB PHY pins) ................................................................. 29  
Table 5.4 PHY Operating Voltage and Current ..................................................................................... 30  
Table 5.5 PHY I/O Pin Characteristics .................................................................................................. 30  
Table 5.6 ESD Tolerance ....................................................................................................................... 30  
Table 5.7 Thermal Characteristics ........................................................................................................ 31  
Table 6.1 OSC1 Input characteristics ..................................................................................................... 36  
Table 7.1 Default Configuration with a blank/no EEPROM ................................................................. 39  
Table 8.1 64 pin LQFP Package Details – dimensions (in mm) ............................................................. 42  
Table 8.2 Reflow Profile Parameter Values ............................................................................................ 44  
Table 8.3 Package Reflow Peak Temperature ....................................................................................... 44

List of Figures

Figure 2.1 FT4232H Block Diagram ..................................................................................................... 4  
Figure 3.1 FT4232HL and FT4232HQ Schematic Symbol ................................................................. 7  
Figure 3.2 FT4232H-56Q Schematic Symbol ....................................................................................... 13  
Figure 4.1 RS232 Configuration ........................................................................................................... 21  
Figure 4.2 Dual RS422 Configurations ................................................................................................. 21  
Figure 4.3 Dual RS485 Configurations ................................................................................................. 22
Figure 4.4 MPSSE Signal Waveforms ................................................................. 23
Figure 4.5 Adaptive Clocking Interconnect ..................................................... 24
Figure 4.6: Adaptive Clocking waveform ......................................................... 24
Figure 4.7 Synchronous Bit-Bang Mode Timing Interface Example ......................... 26
Figure 6.1 Bus Powered Configuration Example 1 ............................................. 32
Figure 6.2 Bus Powered Configuration Example 2 ............................................. 33
Figure 6.3 Self Powered Configuration Example 1 ............................................ 34
Figure 6.4 Self Powered Configuration Example 2 ............................................ 35
Figure 6.5 Recommended FT4232H Crystal Oscillator Configuration. .................... 36
Figure 6.6 Using 74HC595 to Indicate Tx and Rx Data ....................................... 37
Figure 7.1 EEPROM Interface ........................................................................ 38
Figure 8.1 64 pin QFN Package Details .......................................................... 40
Figure 8.2 64 pin LQFP Package Details .......................................................... 41
Figure 8.3 56-pin VQFN Package Details for FT4232H-56Q ................................. 43
Figure 8.4 FT4232H Solder Reflow Profile ....................................................... 43
Appendix C - Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Changes</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>Initial Release</td>
<td>2008-11-04</td>
</tr>
<tr>
<td>2.0</td>
<td>Revised Release</td>
<td>2009-01-05</td>
</tr>
<tr>
<td>2.01</td>
<td>Updated description for bit-bang mode</td>
<td>2009-02-05</td>
</tr>
<tr>
<td>2.02</td>
<td>Corrected QFN Tray Numbers from 160 to 260 per tray</td>
<td>2009-03-10</td>
</tr>
<tr>
<td>2.03</td>
<td>Corrected signal names in Fig2.1; Added reference to AN_109, AN_110, AN_111 &amp; AN_113; Corrected default of RI#/TXDEN in Table 3.1</td>
<td>2009-05-19</td>
</tr>
<tr>
<td>2.04</td>
<td>Added latency timer description to Section 4.1</td>
<td>2009-06-03</td>
</tr>
<tr>
<td>2.05</td>
<td>Corrected Figures 6.2, 6.3 and 6.4 – missing regulators and better way of holding self-powered designs in reset if not connected to USB; Corrected Max DC inputs on ”DC Input Voltage – “All Other Inputs” pins from VCORE+0.5V to VCCIO+0.5V</td>
<td>2009-09-21</td>
</tr>
<tr>
<td>2.06</td>
<td>Added description for MPSSE Adaptive Clocking (Section 4.4.1); Corrected 12MHz crystal specification</td>
<td>2009-10-21</td>
</tr>
<tr>
<td>2.07</td>
<td>Corrected Section 4.2 – EEPROM description</td>
<td>2009-12-18</td>
</tr>
<tr>
<td>2.08</td>
<td>Added TID number (Section 1.3); Added ESD specifications</td>
<td>2010-05-24</td>
</tr>
<tr>
<td>2.09</td>
<td>Added USB certified Logo in Section 1.3; Clarified unsupported baud rates of 7,9,10 and 11 Mbaud; Added clarifications about Wake up in Section 3.4.1; Replaced 74HCT595 with 74HC595 in Section 6.4; Edited Fig 4.1 (removed TXLED &amp; RXLED references)</td>
<td>2010-09-02</td>
</tr>
<tr>
<td>2.10</td>
<td>Edited Section 4.3.2, 4.3.3 / Fig 4.2 &amp; 4.3</td>
<td>2010-11-17</td>
</tr>
<tr>
<td>2.11</td>
<td>Updated Installation guide/App Notes &amp; Technical Notes links</td>
<td>2012-01-09</td>
</tr>
<tr>
<td>2.2</td>
<td>Updated Fig 4.1; Added feedback links</td>
<td>2012-02-11</td>
</tr>
<tr>
<td>2.3</td>
<td>Updated information for new package 56-pin VQFN</td>
<td>2016-04-04</td>
</tr>
<tr>
<td>2.4</td>
<td>Added section Default EEPROM Configuration</td>
<td>2016-06-03</td>
</tr>
<tr>
<td>2.5</td>
<td>Added section 5.4 Thermal Characteristics based on customer enquiry. Taken from FT2232H Datasheet. These characteristics are the same for each device. No information on FT4232H-56Q.</td>
<td>2017-11-07</td>
</tr>
</tbody>
</table>