MCP2515

Stand-Alone CAN Controller With SPI™ Interface

Features

- Implements CAN V2.0B at 1 Mb/s:
  - 0 – 8 byte length in the data field
  - Standard and extended data and remote frames
- Receive buffers, masks and filters:
  - Two receive buffers with prioritized message storage
  - Six 29-bit filters
  - Two 29-bit masks
- Data byte filtering on the first two data bytes (applies to standard data frames)
- Three transmit buffers with prioritization and abort features
- High-speed SPI™ Interface (10 MHz):
  - SPI modes 0,0 and 1,1
- One-shot mode ensures message transmission is attempted only one time
- Clock out pin with programmable prescaler:
  - Can be used as a clock source for other device(s)
- Start-of-Frame (SOF) signal is available for monitoring the SOF signal:
  - Can be used for time-slot-based protocols and/or bus diagnostics to detect early bus degradation
- Interrupt output pin with selectable enables
- Buffer Full output pins configurable as:
  - Interrupt output for each receive buffer
  - General purpose output
- Request-to-Send (RTS) input pins individually configurable as:
  - Control pins to request transmission for each transmit buffer
  - General purpose inputs
- Low-power CMOS technology:
  - Operates from 2.7V – 5.5V
  - 5 mA active current (typical)
  - 1 μA standby current (typical) (Sleep mode)
- Temperature ranges supported:
  - Industrial (I): -40°C to +85°C
  - Extended (E): -40°C to +125°C

Description

Microchip Technology’s MCP2515 is a stand-alone Controller Area Network (CAN) controller that implements the CAN specification, version 2.0B. It is capable of transmitting and receiving both standard and extended data and remote frames. The MCP2515 has two acceptance masks and six acceptance filters that are used to filter out unwanted messages, thereby reducing the host MCUs overhead. The MCP2515 interfaces with microcontrollers (MCUs) via an industry standard Serial Peripheral Interface (SPI).

Package Types

18-Lead PDIP/SOIC

20-LEAD TSSOP
MCP2515

1.0 DEVICE OVERVIEW

The MCP2515 is a stand-alone CAN controller developed to simplify applications that require interfacing with a CAN bus. A simple block diagram of the MCP2515 is shown in Figure 1-1. The device consists of three main blocks:

1. The CAN module, which includes the CAN protocol engine, masks, filters, transmit and receive buffers.
2. The control logic and registers that are used to configure the device and its operation.
3. The SPI protocol block.

An example system implementation using the device is shown in Figure 1-2.

1.1 CAN Module

The CAN module handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate message buffer and control registers. Transmission is initiated by using control register bits via the SPI interface or by using the transmit enable pins. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against the user-defined filters to see if it should be moved into one of the two receive buffers.

1.2 Control Logic

The control logic block controls the setup and operation of the MCP2515 by interfacing to the other blocks in order to pass information and control.

Interrupt pins are provided to allow greater system flexibility. There is one multi-purpose interrupt pin (as well as specific interrupt pins) for each of the receive registers that can be used to indicate a valid message has been received and loaded into one of the receive buffers. Use of the specific interrupt pins is optional. The general purpose interrupt pin, as well as status registers (accessed via the SPI interface), can also be used to determine when a valid message has been received.

Additionally, there are three pins available to initiate immediate transmission of a message that has been loaded into one of the three transmit registers. Use of these pins is optional, as initiating message transmissions can also be accomplished by utilizing control registers, accessed via the SPI interface.

1.3 SPI Protocol Block

The MCU interfaces to the device via the SPI interface. Writing to, and reading from, all registers is accomplished using standard SPI read and write commands, in addition to specialized SPI commands.

---

**FIGURE 1-1: BLOCK DIAGRAM**

[Diagram showing the block diagram of the MCP2515, including CAN Module, SPI Interface Logic, Control Logic, Timing Generation, masks and filters, RXCAn, TXCAn, RX0BF, RX1BF, TX0RTS, TX1RTS, TX2RTS, INT, CS, SCK, SI, SO, SPI Bus, OSC1, OSC2, CLKOUT, Control and Interrupt Registers.]
### FIGURE 1-2: EXAMPLE SYSTEM IMPLEMENTATION

![Diagram showing MCP2515 example system implementation]

### TABLE 1-1: PINOUT DESCRIPTION

<table>
<thead>
<tr>
<th>Name</th>
<th>PDIP/SOIC Pin #</th>
<th>TSSOP Pin #</th>
<th>I/O/P Type</th>
<th>Description</th>
<th>Alternate Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXCAN</td>
<td>1</td>
<td>1</td>
<td>O</td>
<td>Transmit output pin to CAN bus</td>
<td>—</td>
</tr>
<tr>
<td>RXCAN</td>
<td>2</td>
<td>2</td>
<td>I</td>
<td>Receive input pin from CAN bus</td>
<td>—</td>
</tr>
<tr>
<td>CLKOUT</td>
<td>3</td>
<td>3</td>
<td>O</td>
<td>Clock output pin with programmable prescaler</td>
<td>Start-of-Frame signal</td>
</tr>
<tr>
<td>TX0RTS</td>
<td>4</td>
<td>4</td>
<td>I</td>
<td>Transmit buffer TXB0 request-to-send. 100 kΩ internal pull-up to VDD</td>
<td>General purpose digital input. 100 kΩ internal pull-up to VDD</td>
</tr>
<tr>
<td>TX1RTS</td>
<td>5</td>
<td>5</td>
<td>I</td>
<td>Transmit buffer TXB1 request-to-send. 100 kΩ internal pull-up to VDD</td>
<td>General purpose digital input. 100 kΩ internal pull-up to VDD</td>
</tr>
<tr>
<td>TX2RTS</td>
<td>6</td>
<td>7</td>
<td>I</td>
<td>Transmit buffer TXB2 request-to-send. 100 kΩ internal pull-up to VDD</td>
<td>General purpose digital input. 100 kΩ internal pull-up to VDD</td>
</tr>
<tr>
<td>OSC2</td>
<td>7</td>
<td>8</td>
<td>O</td>
<td>Oscillator output</td>
<td>—</td>
</tr>
<tr>
<td>OSC1</td>
<td>8</td>
<td>9</td>
<td>I</td>
<td>Oscillator input</td>
<td>External clock input</td>
</tr>
<tr>
<td>Vss</td>
<td>9</td>
<td>10</td>
<td>P</td>
<td>Ground reference for logic and I/O pins</td>
<td>—</td>
</tr>
<tr>
<td>RX1BF</td>
<td>10</td>
<td>11</td>
<td>O</td>
<td>Receive buffer RXB1 interrupt pin or general purpose digital output</td>
<td>General purpose digital output</td>
</tr>
<tr>
<td>RX0BF</td>
<td>11</td>
<td>12</td>
<td>O</td>
<td>Receive buffer RXB0 interrupt pin or general purpose digital output</td>
<td>General purpose digital output</td>
</tr>
<tr>
<td>INT</td>
<td>12</td>
<td>13</td>
<td>O</td>
<td>Interrupt output pin</td>
<td>—</td>
</tr>
<tr>
<td>SCK</td>
<td>13</td>
<td>14</td>
<td>I</td>
<td>Clock input pin for SPI™ interface</td>
<td>—</td>
</tr>
<tr>
<td>SI</td>
<td>14</td>
<td>16</td>
<td>I</td>
<td>Data input pin for SPI interface</td>
<td>—</td>
</tr>
<tr>
<td>SO</td>
<td>15</td>
<td>17</td>
<td>O</td>
<td>Data output pin for SPI interface</td>
<td>—</td>
</tr>
<tr>
<td>CS</td>
<td>16</td>
<td>18</td>
<td>I</td>
<td>Chip select input pin for SPI interface</td>
<td>—</td>
</tr>
<tr>
<td>RESET</td>
<td>17</td>
<td>19</td>
<td>I</td>
<td>Active low device reset input</td>
<td>—</td>
</tr>
<tr>
<td>VDD</td>
<td>18</td>
<td>20</td>
<td>P</td>
<td>Positive supply for logic and I/O pins</td>
<td>—</td>
</tr>
<tr>
<td>NC</td>
<td>—</td>
<td>6,15</td>
<td>—</td>
<td>No internal connection</td>
<td>—</td>
</tr>
</tbody>
</table>

**Note:** Type Identification: I = Input; O = Output; P = Power
1.4 Transmit/Receive Buffers/Masks/Filters

The MCP2515 has three transmit and two receive buffers, two acceptance masks (one for each receive buffer) and a total of six acceptance filters. Figure 1-3 shows a block diagram of these buffers and their connection to the protocol engine.

**FIGURE 1-3: CAN BUFFERS AND PROTOCOL ENGINE BLOCK DIAGRAM**
1.5 CAN Protocol Engine

The CAN protocol engine combines several functional blocks, shown in Figure 1-4 and described below.

1.5.1 PROTOCOL FINITE STATE MACHINE

The heart of the engine is the Finite State Machine (FSM). The FSM is a sequencer that controls the sequential data stream between the TX/RX shift register, the CRC register and the bus line. The FSM also controls the Error Management Logic (EML) and the parallel data stream between the TX/RX shift registers and the buffers. The FSM ensures that the processes of reception, arbitration, transmission and error-signaling are performed according to the CAN protocol. The automatic retransmission of messages on the bus line is also handled by the FSM.

1.5.2 CYCLIC REDUNDANCY CHECK

The Cyclic Redundancy Check register generates the Cyclic Redundancy Check (CRC) code, which is transmitted after either the Control Field (for messages with 0 data bytes) or the Data Field and is used to check the CRC field of incoming messages.

1.5.3 ERROR MANAGEMENT LOGIC

The Error Management Logic (EML) is responsible for the fault confinement of the CAN device. Its two counters, the Receive Error Counter (REC) and the Transmit Error Counter (TEC), are incremented and decremented by commands from the bit stream processor. Based on the values of the error counters, the CAN controller is set into the states error-active, error-passive or bus-off.

1.5.4 BIT TIMING LOGIC

The Bit Timing Logic (BTL) monitors the bus line input and handles the bus-related bit timing according to the CAN protocol. The BTL synchronizes on a recessive-to-dominant bus transition at Start-of-Frame (hard synchronization) and on any further recessive-to-dominant bus line transition if the CAN controller itself does not transmit a dominant bit (resynchronization). The BTL also provides programmable time segments to compensate for the propagation delay time, phase shifts and to define the position of the sample point within the bit time. The programming of the BTL depends on the baud rate and external physical delay times.

FIGURE 1-4: CAN PROTOCOL ENGINE BLOCK DIAGRAM
2.0 CAN MESSAGE FRAMES

The MCP2515 supports standard data frames, extended data frames and remote frames (standard and extended), as defined in the CAN 2.0B specification.

2.1 Standard Data Frame

The CAN standard data frame is shown in Figure 2-1. As with all other frames, the frame begins with a Start-Of-Frame (SOF) bit, which is of the dominant state and allows hard synchronization of all nodes.

The SOF is followed by the arbitration field, consisting of 12 bits: the 11-bit identifier and the Remote Transmission Request (RTR) bit. The RTR bit is used to distinguish a data frame (RTR bit dominant) from a remote frame (RTR bit recessive).

Following the arbitration field is the control field, consisting of six bits. The first bit of this field is the Identifier Extension (IDE) bit, which must be dominant to specify a standard frame. The following bit, Reserved Bit Zero (RB0), is reserved and is defined as a dominant bit by the CAN protocol. The remaining four bits of the control field are the Data Length Code (DLC), which specifies the number of bytes of data (0 – 8 bytes) contained in the message.

After the control field is the data field, which contains any data bytes that are being sent, and is of the length defined by the DLC (0 – 8 bytes).

The Cyclic Redundancy Check (CRC) field follows the data field and is used to detect transmission errors. The CRC field consists of a 15-bit CRC sequence, followed by the recessive CRC Delimiter bit.

The final field is the two-bit Acknowledge (ACK) field. During the ACK Slot bit, the transmitting node sends out a recessive bit. Any node that has received an error-free frame acknowledges the correct reception of the frame by sending back a dominant bit (regardless of whether the node is configured to accept that specific message or not). The recessive acknowledge delimiter completes the acknowledge field and may not be overwritten by a dominant bit.

2.2 Extended Data Frame

In the extended CAN data frame, shown in Figure 2-2, the SOF bit is followed by the arbitration field, which consists of 32 bits. The first 11 bits are the Most Significant bits (MSb) (Base-ID) of the 29-bit identifier. These 11 bits are followed by the Substitute Remote Request (SRR) bit, which is defined to be recessive. The SRR bit is followed by the IDE bit, which is recessive to denote an extended CAN frame.

It should be noted that if arbitration remains unresolved after transmission of the first 11 bits of the identifier, and one of the nodes involved in the arbitration is sending a standard CAN frame (11-bit identifier), the standard CAN frame will win arbitration due to the assertion of a dominant IDE bit. Also, the SRR bit in an extended CAN frame must be recessive to allow the assertion of a dominant RTR bit by a node that is sending a standard CAN remote frame.

The SRR and IDE bits are followed by the remaining 18 bits of the identifier (Extended ID) and the remote transmission request bit.

To enable standard and extended frames to be sent across a shared network, the 29-bit extended message identifier is split into 11-bit (most significant) and 18-bit (least significant) sections. This split ensures that the IDE bit can remain at the same bit position in both the standard and extended frames.

Following the arbitration field is the six-bit control field. The first two bits of this field are reserved and must be dominant. The remaining four bits of the control field are the DLC, which specifies the number of data bytes contained in the message.

The remaining portion of the frame (data field, CRC field, acknowledge field, end-of-frame and intermission) is constructed in the same way as a standard data frame (see Section 2.1 “Standard Data Frame”).

2.3 Remote Frame

Normally, data transmission is performed on an autonomous basis by the data source node (e.g., a sensor sending out a data frame). It is possible, however, for a destination node to request data from the source. To accomplish this, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame in response to the remote frame request.

There are two differences between a remote frame (shown in Figure 2-3) and a data frame. First, the RTR bit is at the recessive state and, second, there is no data field. In the event of a data frame and a remote frame with the same identifier being transmitted at the same time, the data frame wins arbitration due to the dominant RTR bit following the identifier. In this way, the node that transmitted the remote frame receives the desired data immediately.

2.4 Error Frame

An error frame is generated by any node that detects a bus error. An error frame, shown in Figure 2-4, consists of two fields: an error flag field followed by an error delimiter field. There are two types of error flag fields. The type of error flag field sent depends upon the error status of the node that detects and generates the error flag field.
### 2.4.1 ACTIVE ERRORS

If an error-active node detects a bus error, the node interrupts transmission of the current message by generating an active error flag. The active error flag is composed of six consecutive dominant bits. This bit sequence actively violates the bit-stuffing rule. All other stations recognize the resulting bit-stuffing error and, in turn, generate error frames themselves, called error echo flags.

The error flag field, therefore, consists of between six and twelve consecutive dominant bits (generated by one or more nodes). The error delimiter field (eight recessive bits) completes the error frame. Upon completion of the error frame, bus activity returns to normal and the interrupted node attempts to resend the aborted message.

**Note:** Error echo flags typically occur when a localized disturbance causes one or more (but not all) nodes to send an error flag. The remaining nodes generate error flags in response (echo) to the original error flag.

### 2.4.2 PASSIVE ERRORS

If an error-passive node detects a bus error, the node transmits an error-passive flag followed by the error delimiter field. The error-passive flag consists of six consecutive recessive bits. The error frame for an error-passive node consists of 14 recessive bits. From this it follows that, unless the bus error is detected by an error-active node or the transmitting node, the message will continue transmission because the error-passive flag does not interfere with the bus.

If the transmitting node generates an error-passive flag, it will cause other nodes to generate error frames due to the resulting bit-stuffing violation. After transmission of an error frame, an error-passive node must wait for six consecutive recessive bits on the bus before attempting to rejoin bus communications.

The error delimiter consists of eight recessive bits and allows the bus nodes to restart bus communications cleanly after an error has occurred.

### 2.5 Overload Frame

An overload frame, shown in Figure 2-5, has the same format as an active error frame. An overload frame, however, can only be generated during an interframe space. In this way, an overload frame can be differentiated from an error frame (an error frame is sent during the transmission of a message). The overload frame consists of two fields: an overload flag followed by an overload delimiter. The overload flag consists of six dominant bits followed by overload flags generated by other nodes (and, as for an active error flag, giving a maximum of twelve dominant bits). The overload delimiter consists of eight recessive bits. An overload frame can be generated by a node as a result of two conditions:

1. The node detects a dominant bit during the interframe space, an illegal condition. **Exception:** The dominant bit is detected during the third bit of IFS. In this case, the receivers will interpret this as a SOF.
2. Due to internal conditions, the node is not yet able to begin reception of the next message. A node may generate a maximum of two sequential overload frames to delay the start of the next message.

**Note:** Case 2 should never occur with the MCP2515 due to very short internal delays.

### 2.6 Interframe Space

The interframe space separates a preceding frame (of any type) from a subsequent data or remote frame. The interframe space is composed of at least three recessive bits called the Intermission. This allows nodes time for internal processing before the start of the next message frame. After the intermission, the bus line remains in the recessive state (bus idle) until the next transmission starts.
FIGURE 2-1: STANDARD DATA FRAME
FIGURE 2-2: EXTENDED DATA FRAME

- Start-Of-Frame
- Arbitration Field
- ID10, ID9, ID8, ID7, ID6, ID5, ID4, ID3, ID2, ID1, ID0
- Identifier (stored in buffers)
- Extended Identifier
- Message Filtering
- RTR, RB1, RB0
- RTR
- DLC3, DLC2, DLC1, DLC0
- Data Field (number of bits = 64 + 8N)
- Control Field
- Reserved Bits
- Data Length Code
- Stored in Transmit/Receive Buffers
- Bit-stuffing
- CRC Field
- 8N (0 ≤ N ≤ 8)
- CRC
- Data Frame (number of bits = 64 + 8N)
- End-of-Frame
- ACK Del
- CRC Del/ACK bit
- IFS
- SRR, EID17, EID0
- Extended Data Frame
- IFS
- Bit-stuffing
- IFS
FIGURE 2-3: REMOTE FRAME
FIGURE 2-4: ACTIVE ERROR FRAME
FIGURE 2-5: OVERLOAD FRAME

Remote Frame (number of bits = 44)

- Arbitration Field
- Control Field
- CRC Field
- End-of-Frame

Overload Frame
- Overload Flag
- Overload Delimiter

Inter-Frame Space or Error Frame
- End-of-Frame or Error Delimiter or Overload Delimiter

Start-Of-Frame
- Remote Frame (number of bits = 44)
3.0 MESSAGE TRANSMISSION

3.1 Transmit Buffers

The MCP2515 implements three transmit buffers. Each of these buffers occupies 14 bytes of SRAM and are mapped into the device memory map.

The first byte, TXBnCTRL, is a control register associated with the message buffer. The information in this register determines the conditions under which the message will be transmitted and indicates the status of the message transmission (see Register 3-1).

Five bytes are used to hold the standard and extended identifiers, as well as other message arbitration information (see Register 3-3 through Register 3-7). The last eight bytes are for the eight possible data bytes of the message to be transmitted (see Register 3-8).

At a minimum, the TXBnSIDH, TXBnSIDL and TXBnDLC registers must be loaded. If data bytes are present in the message, the TXBnDm registers must also be loaded. If the message is to use extended identifiers, the TXBnEI using registers must also be loaded and the TXBnSID.EXIDE bit set.

Prior to sending the message, the MCU must initialize the CANINTE.TXnE bit to enable or disable the generation of an interrupt when the message is sent.

Note: The TXBnCTRL.TXREQ bit must be clear (indicating the transmit buffer is not pending transmission) before writing to the transmit buffer.

3.2 Transmit Priority

Transmit priority is a prioritization within the MCP2515 of the pending transmittable messages. This is independent from, and not necessarily related to, any prioritization implicit in the message arbitration scheme built into the CAN protocol.

Prior to sending the SOF, the priority of all buffers that are queued for transmission is compared. The transmit buffer with the highest priority will be sent first. For example, if transmit buffer 0 has a higher priority setting than transmit buffer 1, buffer 0 will be sent first.

If two buffers have the same priority setting, the buffer with the highest buffer number will be sent first. For example, if transmit buffer 1 has the same priority setting as transmit buffer 0, buffer 1 will be sent first.

There are four levels of transmit priority. If TXBnCTRL.TXP<1:0> for a particular message buffer is set to 11, that buffer has the highest possible priority. If TXBnCTRL.TXP<1:0> for a particular message buffer is 00, that buffer has the lowest possible priority.

3.3 Initiating Transmission

In order to initiate message transmission, the TXBnCTRL.TXREQ bit must be set for each buffer to be transmitted. This can be accomplished by:

- Writing to the register via the SPI write command
- Sending the SPI RTS command
- Setting the TXnRTS pin low for the particular transmit buffer(s) that are to be transmitted

If transmission is initiated via the SPI interface, the TXREQ bit can be set at the same time as the TXP priority bits.

When TXBnCTRL.TXREQ is set, the TXBnCTRL.ABTF, TXBnCTRL.MLOA and TXBnCTRL.TXERR bits will be cleared automatically.

Note: Setting the TXBnCTRL.TXREQ bit does not initiate a message transmission. It merely flags a message buffer as being ready for transmission. Transmission will start when the device detects that the bus is available.

Once the transmission has completed successfully, the TXBnCTRL.TXREQ bit will be cleared, the CANINTF.TXnIF bit will be set and an interrupt will be generated if the CANINTE.TXnIE bit is set.

If the message transmission fails, the TXBnCTRL.TXREQ will remain set. This indicates that the message is still pending for transmission and one of the following condition flags will be set:

- If the message started to transmit but encountered an error condition, the TXBnCTRL.TXERR and the CANINTF.MERRF bits will be set and an interrupt will be generated on the INT pin if the CANINTE.MERRE bit is set
- If the message is lost, arbitration at the TXBnCTRL.MLOA bit will be set

Note: If One-shot mode is enabled (CANCTRL.OSM), the above conditions will still exist. However, the TXREQ bit will be cleared and the message will not attempt transmission a second time.

3.4 One-Shot Mode

One-shot mode ensures that a message will only attempt to transmit one time. Normally, if a CAN message loses arbitration, or is destroyed by an error frame, the message is retransmitted. With One-shot mode enabled, a message will only attempt to transmit one time, regardless of arbitration loss or error frame.

One-shot mode is required to maintain time slots in deterministic systems, such as TTCAN.
3.5 TXnRTS PINS

The TXnRTS pins are input pins that can be configured as:
- Request-to-send inputs, which provides an alternative means of initiating the transmission of a message from any of the transmit buffers
- Standard digital inputs

Configuration and control of these pins is accomplished using the TXRTSCTRL register (see Register 3-2). The TXRTSCTRL register can only be modified when the MCP2515 is in Configuration mode (see Section 10.0 “Modes of Operation”). If configured to operate as a request-to-send pin, the pin is mapped into the respective TXBnCTRL.TXREQ bit for the transmit buffer. The TXREQ bit is latched by the falling edge of the TXnRTS pin. The TXnRTS pins are designed to allow them to be tied directly to the RXnBF pins to automatically initiate a message transmission when the RXnBF pin goes low.

The TXnRTS pins have internal pull-up resistors of 100 kΩ (nominal).

3.6 Aborting Transmission

The MCU can request to abort a message in a specific message buffer by clearing the associated TXBnCTRL.TXREQ bit.

In addition, all pending messages can be requested to be aborted by setting the CANCTRL.ABAT bit. This bit MUST be reset (typically after the TXREQ bits have been verified to be cleared) to continue transmitting messages. The CANCTRL.ABTF flag will only be set if the abort was requested via the CANCTRL.ABAT bit. Aborting a message by resetting the TXREQ bit does NOT cause the ABTF bit to be set.

Note: Messages that were transmitting when the abort was requested will continue to transmit. If the message does not successfully complete transmission (i.e., lost arbitration or was interrupted by an error frame), it will then be aborted.
FIGURE 3-1: TRANSMIT MESSAGE FLOWCHART

Start

Are any TXBnCTRL.TXREQ bits = 1?

No

Clear: TXBnCTRL.ABTF TXBnCTRL.MLOA TXBnCTRL.TXERR

Yes

Is CAN bus available to start transmission?

No

Examine TXBnCTRL.TXP <1:0> to
Determine Highest Priority Message

Yes

Transmit Message

Was Message Transmitted Successfully?

No

Message error or Lost arbitration?

Lost Arbitration

Yes

Set TxBnCTRL.MLOA

Set TxBnCTRL.TXERR

CANINTE.MEERE?

Generate Interrupt

Yes

Set CANTINF.MERRF

No

GOTO START

Set CANTINF.TXnF

Set CANINTE.TxnIE=1?

Generate Interrupt

Yes

Message Error

Clear TxBnCTRL.TXREQ

No

The message transmission sequence begins when the device determines that the TXBnCTRL.TXREQ for any of the transmit registers has been set.

Clearing the TxBnCTRL.TXREQ bit while it is set, or setting the CANCTRL.ABAT bit before the message has started transmission, will abort the message.

The CANINTE.TxnIE bit determines if an interrupt should be generated when a message is successfully transmitted.

GOTO START
### REGISTER 3-1: TXBnCTRL – TRANSMIT BUFFER n CONTROL REGISTER

ADDRESS: 30h, 40h, 50h

<table>
<thead>
<tr>
<th>U-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>—</td>
<td>ABTF</td>
<td>MLOA</td>
<td>TXERR</td>
<td>TXREQ</td>
<td>—</td>
<td>TXP1</td>
</tr>
</tbody>
</table>

- **bit 7** Unimplemented: Read as ‘0’
- **bit 6** > ABTF: Message Aborted Flag bit
  - 1 = Message was aborted
  - 0 = Message completed transmission successfully
- **bit 5** MLOA: Message Lost Arbitration bit
  - 1 = Message lost arbitration while being sent
  - 0 = Message did not lose arbitration while being sent
- **bit 4** TXERR: Transmission Error Detected bit
  - 1 = A bus error occurred while the message was being transmitted
  - 0 = No bus error occurred while the message was being transmitted
- **bit 3** TXREQ: Message Transmit Request bit
  - 1 = Buffer is currently pending transmission
    - (MCU sets this bit to request message be transmitted - bit is automatically cleared when the message is sent)
  - 0 = Buffer is not currently pending transmission
    - (MCU can clear this bit to request a message abort)
- **bit 2** Unimplemented: Read as ‘0’
- **bit 1-0** TXP: Transmit Buffer Priority <1:0> bits
  - 11 = Highest Message Priority
  - 10 = High Intermediate Message Priority
  - 11 = Low Intermediate Message Priority
  - 00 = Lowest Message Priority

#### Legend:
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown
REGISTER 3-2: TXRTSCTRL – TXnRTS PIN CONTROL AND STATUS REGISTER
(ADDRESS: 0Dh)

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 6</th>
<th>bit 5</th>
<th>bit 4</th>
<th>bit 3</th>
<th>bit 2</th>
<th>bit 1</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>—</td>
<td>B2RTS</td>
<td>B1RTS</td>
<td>B0RTS</td>
<td>B2RTSM</td>
<td>B1RTSM</td>
<td>B0RTSM</td>
</tr>
</tbody>
</table>

- **bit 7** Unimplemented: Read as ‘0’
- **bit 6** Unimplemented: Read as ‘0’
- **bit 5** B2RTS: TX2RTS Pin State bit
  - Reads state of TX2RTS pin when in Digital Input mode
  - Reads as ‘0’ when pin is in ‘Request-to-Send’ mode
- **bit 4** B1RTS: TX1RTS Pin State bit
  - Reads state of TX1RTS pin when in Digital Input mode
  - Reads as ‘0’ when pin is in ‘Request-to-Send’ mode
- **bit 3** B0RTS: TX0RTS Pin State bit
  - Reads state of TX0RTS pin when in Digital Input mode
  - Reads as ‘0’ when pin is in ‘Request-to-Send’ mode
- **bit 2** B2RTSM: TX2RTS Pin mode bit
  - 1 = Pin is used to request message transmission of TXB2 buffer (on falling edge)
  - 0 = Digital input
- **bit 1** B1RTSM: TX1RTS Pin mode bit
  - 1 = Pin is used to request message transmission of TXB1 buffer (on falling edge)
  - 0 = Digital input
- **bit 0** B0RTSM: TX0RTS Pin mode bit
  - 1 = Pin is used to request message transmission of TXB0 buffer (on falling edge)
  - 0 = Digital input

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

REGISTER 3-3: TXBnSIDH – TRANSMIT BUFFER n STANDARD IDENTIFIER HIGH
(ADDRESS: 31h, 41h, 51h)

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 6</th>
<th>bit 5</th>
<th>bit 4</th>
<th>bit 3</th>
<th>bit 2</th>
<th>bit 1</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SID10</td>
<td>SID9</td>
<td>SID8</td>
<td>SID7</td>
<td>SID6</td>
<td>SID5</td>
<td>SID4</td>
<td>SID3</td>
</tr>
</tbody>
</table>

- **bit 7-0** SID: Standard Identifier bits <10:3>

**Legend:**
- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown
REGISTER 3-4: TXBnSIDL – TRANSMIT BUFFER n STANDARD IDENTIFIER LOW
(ADDRESS: 32h, 42h, 52h)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value at POR</th>
<th>Bit</th>
<th>Description</th>
<th>Value at POR</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-5</td>
<td>SID: Standard Identifier bits &lt;2:0&gt;</td>
<td>'1' = Bit is set, '0' = Bit is cleared</td>
<td>0</td>
<td>SID2</td>
<td>R/W-x</td>
</tr>
</tbody>
</table>

Legend:

- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as '0'
- -n = Value at POR
- '1' = Bit is set
- '0' = Bit is cleared
- x = Bit is unknown

REGISTER 3-5: TXBnEID8 – TRANSMIT BUFFER n EXTENDED IDENTIFIER HIGH
(ADDRESS: 33h, 43h, 53h)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value at POR</th>
<th>Bit</th>
<th>Description</th>
<th>Value at POR</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>EID: Extended Identifier bits &lt;15:8&gt;</td>
<td>'1' = Bit is set, '0' = Bit is cleared</td>
<td>0</td>
<td>EID15</td>
<td>R/W-x</td>
</tr>
</tbody>
</table>

Legend:

- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as '0'
- -n = Value at POR
- '1' = Bit is set
- '0' = Bit is cleared
- x = Bit is unknown

REGISTER 3-6: TXBnEID0 – TRANSMIT BUFFER n EXTENDED IDENTIFIER LOW
(ADDRESS: 34h, 44h, 54h)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value at POR</th>
<th>Bit</th>
<th>Description</th>
<th>Value at POR</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>EID: Extended Identifier bits &lt;7:0&gt;</td>
<td>'1' = Bit is set, '0' = Bit is cleared</td>
<td>0</td>
<td>EID7</td>
<td>R/W-x</td>
</tr>
</tbody>
</table>

Legend:

- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as '0'
- -n = Value at POR
- '1' = Bit is set
- '0' = Bit is cleared
- x = Bit is unknown
**REGISTER 3-7: TXBnDLC - TRANSMIT BUFFER n DATA LENGTH CODE**  
*(ADDRESS: 35h, 45h, 55h)*

<table>
<thead>
<tr>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>—</td>
<td>—</td>
<td>DLC3</td>
<td>DLC2</td>
<td>DLC1</td>
<td>DLC0</td>
<td></td>
</tr>
</tbody>
</table>

bit 7  
Unimplemented: Reads as ‘0’

bit 6  
**RTR**: Remote Transmission Request bit  
1 = Transmitted Message will be a Remote Transmit Request  
0 = Transmitted Message will be a Data Frame

bit 5-4  
Unimplemented: Reads as ‘0’

bit 3-0  
**DLC**: Data Length Code <3:0> bits  
Sets the number of data bytes to be transmitted (0 to 8 bytes)

**Note:** It is possible to set the DLC to a value greater than 8, however only 8 bytes are transmitted

**Legend:**  
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value at POR  
‘1’ = Bit is set  
‘0’ = Bit is cleared  
x = Bit is unknown

---

**REGISTER 3-8: TXBnDm – TRANSMIT BUFFER n DATA BYTE m**  
*(ADDRESS: 36h - 3Dh, 46h - 4Dh, 56h - 5Dh)*

<table>
<thead>
<tr>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXBnDm 7</td>
<td>TXBnDm 6</td>
<td>TXBnDm 5</td>
<td>TXBnDm 4</td>
<td>TXBnDm 3</td>
<td>TXBnDm 2</td>
<td>TXBnDm 1</td>
<td>TXBnDm 0</td>
</tr>
</tbody>
</table>

bit 7  

bit 7-0  
**TXBnDm7:TXBnDm0**: Transmit Buffer n Data Field Bytes m

**Legend:**  
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value at POR  
‘1’ = Bit is set  
‘0’ = Bit is cleared  
x = Bit is unknown
4.0 MESSAGE RECEPTION

4.1 Receive Message Buffering

The MCP2515 includes two full receive buffers with multiple acceptance filters for each. There is also a separate Message Assembly Buffer (MAB) that acts as a third receive buffer (see Figure 4-2).

4.1.1 MESSAGE ASSEMBLY BUFFER

Of the three receive buffers, the MAB is always committed to receiving the next message from the bus. The MAB assembles all messages received. These messages will be transferred to the RXBn buffers (See Register 4-4 to Register 4-9) only if the acceptance filter criteria is met.

4.1.2 RXB0 AND RXB1

The remaining two receive buffers, called RXB0 and RXB1, can receive a complete message from the protocol engine via the MAB. The MCU can access one buffer, while the other buffer is available for message reception, or for holding a previously received message.

Note: The entire contents of the MAB is moved into the receive buffer once a message is accepted. This means that, regardless of the type of identifier (standard or extended) and the number of data bytes received, the entire receive buffer is overwritten with the MAB contents. Therefore, the contents of all registers in the buffer must be assumed to have been modified when any message is received.

4.1.3 RECEIVE FLAGS/Interrupts

When a message is moved into either of the receive buffers, the appropriate CANINTF.RxnIF bit is set. This bit must be cleared by the MCU in order to allow a new message to be received into the buffer. This bit provides a positive lockout to ensure that the MCU has finished with the message before the MCP2515 attempts to load a new message into the receive buffer.

If the CANINTE.RxnIE bit is set, an interrupt will be generated on the INT pin to indicate that a valid message has been received. In addition, the associated RXnBF pin will drive low if configured as a receive buffer full pin. See Section 4.4 “RX0BF and RX1BF Pins” for details.

4.2 Receive Priority

RXB0, the higher priority buffer, has one mask and two message acceptance filters associated with it. The received message is applied to the mask and filters for RXB0 first.

RXB1 is the lower priority buffer, with one mask and four acceptance filters associated with it.

In addition to the message being applied to the RB0 mask and filters first, the lower number of acceptance filters makes the match on RXB0 more restrictive and implies a higher priority for that buffer.

When a message is received, bits <3:0> of the RXBnCTRL register will indicate the acceptance filter number that enabled reception and whether the received message is a remote transfer request.

4.2.1 Rollover

Additionally, the RXB0CTRL register can be configured such that, if RXB0 contains a valid message and another valid message is received, an overflow error will not occur and the new message will be moved into RXB1, regardless of the acceptance criteria of RXB1.

4.2.2 RXM Bits

The RXBnCTRL.RXM bits set special receive modes. Normally, these bits are cleared to 00 to enable reception of all valid messages as determined by the appropriate acceptance filters. In this case, the determination of whether or not to receive standard or extended messages is determined by the RFXnSIDL.EXIDE bit in the acceptance filter register.

If the RXBnCTRL.RXM bits are set to 01 or 10, the receiver will only accept messages with standard or extended identifiers, respectively. If an acceptance filter has the RFXnSIDL.EXIDE bit set such that it does not correspond with the RXBnCTRL.RXM mode, that acceptance filter is rendered useless. These two modes of RXBnCTRL.RXM bits can be used in systems where it is known that only standard or extended messages will be on the bus.

If the RXBnCTRL.RXM bits are set to 11, the buffer will receive all messages, regardless of the values of the acceptance filters. Also, if a message has an error before the EOF, that portion of the message assembled in the MAB before the error frame will be loaded into the buffer. This mode has some value in debugging a CAN system and would not be used in an actual system environment.

Note: The entire contents of the MAB is moved into the receive buffer once a message is accepted. This means that, regardless of the type of identifier (standard or extended) and the number of data bytes received, the entire receive buffer is overwritten with the MAB contents. Therefore, the contents of all registers in the buffer must be assumed to have been modified when any message is received.
### 4.3 Start-of-Frame Signal

If enabled, the Start-Of-Frame signal is generated on the SOF pin at the beginning of each CAN message detected on the RXCAN pin.

The RXCAN pin monitors an idle bus for a recessive-to-dominant edge. If the dominant condition remains until the sample point, the MCP2515 interprets this as a SOF and a SOF pulse is generated. If the dominant condition does not remain until the sample point, the MCP2515 interprets this as a glitch on the bus and no SOF signal is generated. Figure 4-1 illustrates SOF signalling and glitch-filtering.

As with One-shot mode, one use for SOF signaling is for TTCAN-type systems. In addition, by monitoring both the RXCAN pin and the SOF pin, a MCU can detect early physical bus problems by detecting small glitches before they affect the CAN communications.

### 4.4 RX0BF and RX1BF Pins

In addition to the INT pin, which provides an interrupt signal to the MCU for many different conditions, the receive buffer full pins (RX0BF and RX1BF) can be used to indicate that a valid message has been loaded into RXB0 or RXB1, respectively. The pins have three different configurations (Register 4-1):

1. Disabled.
2. Buffer Full Interrupt.
3. Digital Output.

#### FIGURE 4-1: START-OF-FRAME SIGNALING

<table>
<thead>
<tr>
<th>Normal SOF Signaling</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>START-OF-FRAME BIT</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Sample Point</td>
</tr>
<tr>
<td>RXCAN</td>
</tr>
<tr>
<td>SOF</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Glitch-Filtering</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>EXPECTED START-OF-FRAME BIT</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Expected Sample Point</td>
</tr>
<tr>
<td>RXCAN</td>
</tr>
<tr>
<td>SOF</td>
</tr>
</tbody>
</table>
4.4.3 CONFIGURED AS DIGITAL OUTPUT

When used as digital outputs, the BFPCTRL.BxBFM bit must be cleared and BFPCTRL.BnBFE must be set for the associated buffer. In this mode, the state of the pin is controlled by the BFPCTRL.BnBFS bits. Writing a ‘1’ to the BnBFS bit will cause a high level to be driven on the associated buffer full pin, while a ‘0’ will cause the pin to drive low. When using the pins in this mode, the state of the pin should be modified only by using the Bit Modify SPI command to prevent glitches from occurring on either of the buffer full pins.

### TABLE 4-1: CONFIGURING RXNBF PINS

<table>
<thead>
<tr>
<th>BnBFE</th>
<th>BnBFM</th>
<th>BnBFS</th>
<th>Pin Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>Disabled, high-impedance</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>X</td>
<td>Receive buffer interrupt</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Digital output = 0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Digital output = 1</td>
</tr>
</tbody>
</table>

### FIGURE 4-2: RECEIVE BUFFER BLOCK DIAGRAM

Note: Messages received in the MAB are initially applied to the mask and filters of RXB0. In addition, only one filter match occurs (e.g., if the message matches both RXF0 and RXF2, the match will be for RXF0 and the message will be moved into RXB0).
FIGURE 4-3: RECEIVE FLOW FLOWCHART

Start

Detect Start of Message?

Is CANINTF.RX0IF = 0?

No

Yes

No

Yes

Generate Error Frame

Valid Message Received?

Is RXBOCTRL.BUKT = 1?

No

Yes

Begin Loading Message into Message Assembly Buffer (MAB)

Meet a filter criteria for RXB0?

Meet a filter criteria for RXB1?

No

Yes

No

Yes

Go to Start

Set RXBF0

Move message into RXB0

Set CANINTF.RX0IF = 1

Set RXB0CTRL.FILHIT <0> according to which filter criteria was met

Generate Overflow Error: Set EFLG.RX0OVR

Are BFPCTRL.B0BFM = 1 and BF1CTRL.B0BFE = 1?

Yes

No

Set RXBF0 Pin = 0

If RXB0 can roll over into RXB1, if it is full.

Determine if RXB0 can roll over into RXB1, if it is full.

Determine if RXB0 can roll over into RXB1, if it is full.

No

Yes

Generate Overflow Error: Set EFLG.RX1OVR

Is CANINTF.RX1IF = 0?

No

Yes

Move message into RXB1

Set CANINTF.RX1IF = 1

Set RXB0CTRL.FILHIT <2:0> according to which filter criteria was met

Are BFPCTRL.B1BFM = 1 and BF1CTRL.B1BFE = 1?

Yes

No

Set RXBF1 Pin = 0

Set CANINTE.RX1IE = 1

Set CANINTE.RX0IE = 1

Generate Overflow Error: Set EFLG.RX0OVR

Generate Overflow Error: Set EFLG.RX1OVR

Generate Interrupt on INT

Generate Interrupt on INT

Set CANSTAT <3:0> according to which receive buffer the message was loaded into

Set RXB1

Are BFPCTRL.B1BFM = 1 and BF1CTRL.B1BFE = 1?

Yes

No

Go to Start

Set RXBF1 Pin = 0

Go to Start

Set EFLG.RX1OVR

Go to Start

Set EFLG.RX0OVR

Go to Start

Determine if the receive register is empty and able to accept a new message

Determine if RXB0 can roll over into RXB1, if it is full.
### REGISTER 4-1: RXB0CTRL – RECEIVE BUFFER 0 CONTROL
**(ADDRESS: 60h)**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Read/Write</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>U-0</td>
<td>0</td>
<td>Unimplemented: Read as ‘0’</td>
</tr>
<tr>
<td>6-5</td>
<td>R/W-0</td>
<td>0</td>
<td>RXM: Receive Buffer Operating Mode bits</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>11 = Turn mask/filters off; receive any message</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>10 = Receive only valid messages with extended identifiers that meet filter criteria</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>01 = Receive only valid messages with standard identifiers that meet filter criteria</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>00 = Receive all valid messages using either standard or extended identifiers that meet filter criteria</td>
</tr>
<tr>
<td>4</td>
<td>U-0</td>
<td>0</td>
<td>Unimplemented: Read as ‘0’</td>
</tr>
<tr>
<td>3</td>
<td>R/W-0</td>
<td>0</td>
<td>RXRTR: Received Remote Transfer Request bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = Remote Transfer Request Received</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = No Remote Transfer Request Received</td>
</tr>
<tr>
<td>2</td>
<td>R/W-0</td>
<td>0</td>
<td>BUKT: Rollover Enable bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = RXB0 message will rollover and be written to RXB1 if RXB0 is full</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = Rollover disabled</td>
</tr>
<tr>
<td>1</td>
<td>R/W-0</td>
<td>0</td>
<td>BUKT1: Read-only Copy of BUKT bit (used internally by the MCP2515)</td>
</tr>
<tr>
<td>0</td>
<td>R/W-0</td>
<td>0</td>
<td>FILHIT: Filter Hit bit - indicates which acceptance filter enabled reception of message</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = Acceptance Filter 1 (RXF1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = Acceptance Filter 0 (RXF0)</td>
</tr>
</tbody>
</table>

**Note:** If a rollover from RXB0 to RXB1 occurs, the FILHIT bit will reflect the filter that accepted the message that rolled over.

**Legend:**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown
### REGISTER 4-2: RXB1CTRL – RECEIVE BUFFER 1 CONTROL

**ADDRESS: 70h**

<table>
<thead>
<tr>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>RXM1</td>
<td>RXM0</td>
<td>—</td>
<td>RXRTR</td>
<td>FILHIT2</td>
<td>FILHIT1</td>
<td>FILHIT0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 6-5</th>
<th>bit 4</th>
<th>bit 3</th>
<th>bit 2-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unimplemented: Read as ‘0’</td>
<td>RXM: Receive Buffer Operating Mode bits</td>
<td>RXRTR: Received Remote Transfer Request bit</td>
<td>FILHIT: Filter Hit bits - indicates which acceptance filter enabled reception of message</td>
<td></td>
</tr>
</tbody>
</table>

- **bit 7**: Unimplemented: Read as ‘0’
- **bit 6-5**: RXM: Receive Buffer Operating Mode bits
  - 11 = Turn mask/filters off; receive any message
  - 10 = Receive only valid messages with extended identifiers that meet filter criteria
  - 01 = Receive only valid messages with standard identifiers that meet filter criteria
  - 00 = Receive all valid messages using either standard or extended identifiers that meet filter criteria
- **bit 4**: Unimplemented: Read as ‘0’
- **bit 3**: RXRTR: Received Remote Transfer Request bit
  - 1 = Remote Transfer Request Received
  - 0 = No Remote Transfer Request Received
- **bit 2-0**: FILHIT: Filter Hit bits - indicates which acceptance filter enabled reception of message
  - 101 = Acceptance Filter 5 (RXF5)
  - 100 = Acceptance Filter 4 (RXF4)
  - 011 = Acceptance Filter 3 (RXF3)
  - 010 = Acceptance Filter 2 (RXF2)
  - 001 = Acceptance Filter 1 (RXF1) (Only if BUKT bit set in RXB0CTRL)
  - 000 = Acceptance Filter 0 (RXF0) (Only if BUKT bit set in RXB0CTRL)

**Legend:**
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown
REGISTER 4-3: BFPCTRL – RXnBF PIN CONTROL AND STATUS
(ADDRESS: 0Ch)

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U-0</td>
<td>U-0</td>
</tr>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
</tbody>
</table>

- **Unimplemented:** Read as ‘0’

bit 7

- **Unimplemented:** Read as ‘0’

bit 6

- **B1BFS:** RX1BF Pin State bit (Digital Output mode only)
  - Reads as ‘0’ when RX1BF is configured as interrupt pin

bit 5

- **B0BFS:** RX0BF Pin State bit (Digital Output mode only)
  - Reads as ‘0’ when RX0BF is configured as interrupt pin

bit 4

- **B1BFE:** RX1BF Pin Function Enable bit
  - 1 = Pin function enabled, operation mode determined by B1BFM bit
  - 0 = Pin function disabled, pin goes to high-impedance state

bit 3

- **B0BFE:** RX0BF Pin Function Enable bit
  - 1 = Pin function enabled, operation mode determined by B0BFM bit
  - 0 = Pin function disabled, pin goes to high-impedance state

bit 2

- **B1BFM:** RX1BF Pin Operation Mode bit
  - 1 = Pin is used as interrupt when valid message loaded into RXB1
  - 0 = Digital Output mode

bit 1

- **B0BFM:** RX0BF Pin Operation Mode bit
  - 1 = Pin is used as interrupt when valid message loaded into RXB0
  - 0 = Digital Output mode

**Legend:**

- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

REGISTER 4-4: RXBnSIDH – RECEIVE BUFFER n STANDARD IDENTIFIER HIGH
(ADDRESS: 61h, 71h)

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SID10</td>
<td>SID9</td>
</tr>
<tr>
<td>SID8</td>
<td>SID7</td>
</tr>
<tr>
<td>SID6</td>
<td>SID5</td>
</tr>
<tr>
<td>SID4</td>
<td>SID3</td>
</tr>
</tbody>
</table>

bit 7-0

- **SID:** Standard Identifier bits <10:3>
  - These bits contain the eight most significant bits of the Standard Identifier for the received message

**Legend:**

- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown
REGISTER 4-5: RXBnSIDL – RECEIVE BUFFER n STANDARD IDENTIFIER LOW
(ADDRESS: 62h, 72h)

<table>
<thead>
<tr>
<th>SID2</th>
<th>SID1</th>
<th>SID0</th>
<th>SRR</th>
<th>IDE</th>
<th>—</th>
<th>EID17</th>
<th>EID16</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>U-0</td>
<td>R-x</td>
<td>R-x</td>
<td>bit 7</td>
</tr>
</tbody>
</table>

bit 7-5 SID: Standard Identifier bits <2:0>
These bits contain the three least significant bits of the Standard Identifier for the received message

bit 4 SRR: Standard Frame Remote Transmit Request bit (valid only if IDE bit = ‘0’)
1 = Standard Frame Remote Transmit Request Received
0 = Standard Data Frame Received

bit 3 IDE: Extended Identifier Flag bit
This bit indicates whether the received message was a Standard or an Extended Frame
1 = Received message was an Extended Frame
0 = Received message was a Standard Frame

bit 2 Unimplemented: Reads as ‘0’

bit 1-0 EID: Extended Identifier bits <17:16>
These bits contain the two most significant bits of the Extended Identifier for the received message

Legend:
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as ‘0’
-n = Value at POR      ‘1’ = Bit is set      ‘0’ = Bit is cleared      x = Bit is unknown

REGISTER 4-6: RXBnEID8 – RECEIVE BUFFER n EXTENDED IDENTIFIER HIGH
(ADDRESS: 63h, 73h)

<table>
<thead>
<tr>
<th>EID15</th>
<th>EID14</th>
<th>EID13</th>
<th>EID12</th>
<th>EID11</th>
<th>EID10</th>
<th>EID9</th>
<th>EID8</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>bit 7</td>
</tr>
</tbody>
</table>

bit 7-0 EID: Extended Identifier bits <15:8>
These bits hold bits 15 through 8 of the Extended Identifier for the received message

Legend:
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as ‘0’
-n = Value at POR      ‘1’ = Bit is set      ‘0’ = Bit is cleared      x = Bit is unknown
**REGISTER 4-7: RXBnEID0 – RECEIVE BUFFER n EXTENDED IDENTIFIER LOW**  
*(ADDRESS: 64h, 74h)*

<table>
<thead>
<tr>
<th>EID7</th>
<th>EID6</th>
<th>EID5</th>
<th>EID4</th>
<th>EID3</th>
<th>EID2</th>
<th>EID1</th>
<th>EID0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
</tr>
</tbody>
</table>

**bit 7-0**  
**EID**: Extended Identifier bits <7:0>  
These bits hold the least significant eight bits of the Extended Identifier for the received message

<table>
<thead>
<tr>
<th>Legend:</th>
</tr>
</thead>
<tbody>
<tr>
<td>R = Readable bit</td>
</tr>
<tr>
<td>W = Writable bit</td>
</tr>
<tr>
<td>U = Unimplemented bit, read as ‘0’</td>
</tr>
<tr>
<td>-n = Value at POR</td>
</tr>
<tr>
<td>‘1’ = Bit is set</td>
</tr>
<tr>
<td>‘0’ = Bit is cleared</td>
</tr>
<tr>
<td>x = Bit is unknown</td>
</tr>
</tbody>
</table>

**REGISTER 4-8: RXBnDLC – RECEIVE BUFFER n DATA LENGHT CODE**  
*(ADDRESS: 65h, 75h)*

<table>
<thead>
<tr>
<th>—</th>
<th>RTR</th>
<th>RB1</th>
<th>RB0</th>
<th>DLC3</th>
<th>DLC2</th>
<th>DLC1</th>
<th>DLC0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
</tr>
</tbody>
</table>

**bit 7**  
**Unimplemented**: Reads as ‘0’  
**bit 6**  
**RTR**: Extended Frame Remote Transmission Request bit  
(valid only when RXBnSIDL.IDE = ‘1’)  
1 = Extended Frame Remote Transmit Request Received  
0 = Extended Data Frame Received  

**bit 5**  
**RB1**: Reserved Bit 1  
**bit 4**  
**RB0**: Reserved Bit 0  
**bit 3-0**  
**DLC**: Data Length Code bits <3:0>  
Indicates number of data bytes that were received

<table>
<thead>
<tr>
<th>Legend:</th>
</tr>
</thead>
<tbody>
<tr>
<td>R = Readable bit</td>
</tr>
<tr>
<td>W = Writable bit</td>
</tr>
<tr>
<td>U = Unimplemented bit, read as ‘0’</td>
</tr>
<tr>
<td>-n = Value at POR</td>
</tr>
<tr>
<td>‘1’ = Bit is set</td>
</tr>
<tr>
<td>‘0’ = Bit is cleared</td>
</tr>
<tr>
<td>x = Bit is unknown</td>
</tr>
</tbody>
</table>

**REGISTER 4-9: RXBnDM – RECEIVE BUFFER n DATA BYTE M**  
*(ADDRESS: 66h - 6Dh, 76h - 7Dh)*

<table>
<thead>
<tr>
<th>RBnDm7</th>
<th>RBnDm6</th>
<th>RBnDm5</th>
<th>RBnDm4</th>
<th>RBnDm3</th>
<th>RBnDm2</th>
<th>RBnDm1</th>
<th>RBnDm0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
<td>R-x</td>
</tr>
</tbody>
</table>

**bit 7-0**  
**RBnDm7:RBnDm0**: Receive Buffer n Data Field Bytes m  
Eight bytes containing the data bytes for the received message

<table>
<thead>
<tr>
<th>Legend:</th>
</tr>
</thead>
<tbody>
<tr>
<td>R = Readable bit</td>
</tr>
<tr>
<td>W = Writable bit</td>
</tr>
<tr>
<td>U = Unimplemented bit, read as ‘0’</td>
</tr>
<tr>
<td>-n = Value at POR</td>
</tr>
<tr>
<td>‘1’ = Bit is set</td>
</tr>
<tr>
<td>‘0’ = Bit is cleared</td>
</tr>
<tr>
<td>x = Bit is unknown</td>
</tr>
</tbody>
</table>
4.5 Message Acceptance Filters and Masks

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers (see Figure 4-5). Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer.

4.5.1 DATA BYTE FILTERING

When receiving standard data frames (11-bit identifier), the MCP2515 automatically applies 16 bits of masks and filters normally associated with extended identifiers to the first 16 bits of the data field (data bytes 0 and 1). Figure 4-4 illustrates how masks and filters apply to extended and standard data frames.

Data byte filtering reduces the load on the MCU when implementing Higher Layer Protocols (HLPs) that filter on the first data byte (e.g., DeviceNet™).

4.5.2 FILTER MATCHING

The filter masks (see Register 4-14 through Register 4-17) are used to determine which bits in the identifier are examined with the filters. A truth table is shown in Table 4-2 that indicates how each bit in the identifier is compared to the masks and filters to determine if the message should be loaded into a receive buffer. The mask essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, that bit will automatically be accepted, regardless of the filter bit.

**TABLE 4-2: FILTER/MASK TRUTH TABLE**

<table>
<thead>
<tr>
<th>Mask Bit n</th>
<th>Filter Bit n</th>
<th>Message Identifier bit</th>
<th>Accept or Reject bit n</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>x</td>
<td>x</td>
<td>Accept</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Accept</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Reject</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Reject</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Accept</td>
</tr>
</tbody>
</table>

Note: X = don’t care

As shown in the receive buffers block diagram (Figure 4-2), acceptance filters RXF0 and RXF1 (and filter mask RXM0) are associated with RXB0. Filters RXF2, RXF3, RXF4, RXF5 and mask RXM1 are associated with RXB1.

**FIGURE 4-4: MASKS AND FILTERS APPLY TO CAN FRAMES**

- **Extended Frame**
  - ID10, ID0, EID17, EID0
  - Masks and Filters apply to the entire 29-bit ID field

- **Standard Data Frame**
  - ID10, ID0
  - 11-bit ID Standard frame
  - Data Byte 0, Data Byte 1
  - 16-bit data filtering

* The two MSb (EID17 and EID16) mask and filter bits are not used.
4.5.3 FILHIT BITS

Filter matches on received messages can be determined by the FILHIT bits in the associated RXBnCTRL register. RXB0CTRL.FILHIT0 for buffer 0 and RXB1CTRL.FILHIT<2:0> for buffer 1.

The three FILHIT bits for receive buffer 1 (RXB1) are coded as follows:
- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

RXB0CTRL contains two copies of the BUKT bit and the FILHIT<0> bit.

The coding of the BUKT bit enables these three bits to be used similarly to the RXB1CTRL.FILHIT bits and to distinguish a hit on filter RXF0 and RXF1 in either RXB0 or after a roll over into RXB1.
- 111 = Acceptance Filter 1 (RXB1)
- 110 = Acceptance Filter 0 (RXB1)
- 001 = Acceptance Filter 1 (RXB0)
- 000 = Acceptance Filter 0 (RXB0)

If the BUKT bit is clear, there are six codes corresponding to the six filters. If the BUKT bit is set, there are six codes corresponding to the six filters, plus two additional codes corresponding to RXF0 and RXF1 filters that roll over into RXB1.

4.5.4 MULTIPLE FILTER MATCHES

If more than one acceptance filter matches, the FILHIT bits will encode the binary value of the lowest numbered filter that matched. For example, if filter RXF2 and filter RXF4 match, FILHIT will be loaded with the value for RXF2. This essentially prioritizes the acceptance filters with a lower-numbered filter having higher priority. Messages are compared to filters in ascending order of filter number. This also insures that the message will only be received into one buffer. This implies that RXB0 has a higher priority than RXB1.

4.5.5 CONFIGURING THE MASKS AND FILTERS

The mask and filter registers can only be modified when the MCP2515 is in Configuration mode (see Section 10.0 “Modes of Operation”).

FIGURE 4-5: MESSAGE ACCEPTANCE MASK AND FILTER OPERATION

![Message Acceptance Mask and Filter Operation Diagram]
REGISTER 4-10: **RXFnSIDH – FILTER n STANDARD IDENTIFIER HIGH**  
(ADDRESS: 00h, 04h, 08h, 10h, 14h, 18h)

<table>
<thead>
<tr>
<th>Bit</th>
<th>SID10</th>
<th>SID9</th>
<th>SID8</th>
<th>SID7</th>
<th>SID6</th>
<th>SID5</th>
<th>SID4</th>
<th>SID3</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-x</td>
<td>R/W-x</td>
<td>R/W-x</td>
<td>R/W-x</td>
<td>R/W-x</td>
<td>R/W-x</td>
<td>R/W-x</td>
<td>R/W-x</td>
<td>R/W-x</td>
</tr>
</tbody>
</table>

Legend:
- **R** = Readable bit  
- **W** = Writable bit  
- **U** = Unimplemented bit, read as ‘0’
- ^n = Value at POR
- ‘1’ = Bit is set  
- ‘0’ = Bit is cleared  
- x = Bit is unknown

**SID**: Standard Identifier Filter bits <10:3>
These bits hold the filter bits to be applied to bits <10:3> of the Standard Identifier portion of a received message

REGISTER 4-11: **RXFnSIDL – FILTER n STANDARD IDENTIFIER LOW**  
(ADDRESS: 01h, 05h, 09h, 11h, 15h, 19h)

<table>
<thead>
<tr>
<th>Bit</th>
<th>SID2</th>
<th>SID1</th>
<th>SID0</th>
<th>EXIDE</th>
<th>EID17</th>
<th>EID16</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-x</td>
<td>R/W-x</td>
<td>R/W-x</td>
<td>U-0</td>
<td>U-0</td>
<td>R/W-x</td>
<td>R/W-x</td>
</tr>
</tbody>
</table>

Legend:
- **R** = Readable bit  
- **W** = Writable bit  
- **U** = Unimplemented bit, read as ‘0’
- ^n = Value at POR
- ‘1’ = Bit is set  
- ‘0’ = Bit is cleared  
- x = Bit is unknown

**SID**: Standard Identifier Filter bits <2:0>
These bits hold the filter bits to be applied to bits <2:0> of the Standard Identifier portion of a received message

- **bit 4**: Unimplemented: Reads as ‘0’
- **bit 3**: EXIDE: Extended Identifier Enable bit
  - 1 = Filter is applied only to Extended Frames
  - 0 = Filter is applied only to Standard Frames
- **bit 2**: Unimplemented: Reads as ‘0’
- **bit 1-0**: EID: Extended Identifier Filter bits <17:16>
  These bits hold the filter bits to be applied to bits <17:16> of the Extended Identifier portion of a received message
REGISTER 4-12: RXFnEID8 – FILTER n EXTENDED IDENTIFIER HIGH  
(ADDRESS: 02h, 06h, 0Ah, 12h, 16h, 1Ah)  
<table>
<thead>
<tr>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
</tr>
</thead>
<tbody>
<tr>
<td>EID15</td>
<td>EID14</td>
<td>EID13</td>
<td>EID12</td>
<td>EID11</td>
<td>EID10</td>
<td>EID9</td>
<td>EID8</td>
</tr>
</tbody>
</table>
bit 7  
bit 0

**EID:** Extended Identifier bits <15:8>  
These bits hold the filter bits to be applied to bits <15:8> of the Extended Identifier portion of a received message

---

REGISTER 4-13: RXFnEID0 – FILTER n EXTENDED IDENTIFIER LOW  
(ADDRESS: 03h, 07h, 0Bh, 13h, 17h, 1Bh)  
<table>
<thead>
<tr>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
<th>R/W-x</th>
</tr>
</thead>
<tbody>
<tr>
<td>EID7</td>
<td>EID6</td>
<td>EID5</td>
<td>EID4</td>
<td>EID3</td>
<td>EID2</td>
<td>EID1</td>
<td>EID0</td>
</tr>
</tbody>
</table>
bit 7  
bit 0

**EID:** Extended Identifier bits <7:0>  
These bits hold the filter bits to be applied to the bits <7:0> of the Extended Identifier portion of a received message

---

REGISTER 4-14: RXMnSIDH – MASK n STANDARD IDENTIFIER HIGH  
(ADDRESS: 20h, 24h)  
<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SID10</td>
<td>SID9</td>
<td>SID8</td>
<td>SID7</td>
<td>SID6</td>
<td>SID5</td>
<td>SID4</td>
<td>SID3</td>
</tr>
</tbody>
</table>
bit 7  
bit 0

**SID:** Standard Identifier Mask bits <10:3>  
These bits hold the mask bits to be applied to bits <10:3> of the Standard Identifier portion of a received message

---

**Legend:**  
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value at POR  
‘1’ = Bit is set  
‘0’ = Bit is cleared  
x = Bit is unknown
**REGISTER 4-15: RXMnSIDL – MASK n STANDARD IDENTIFIER LOW**  
(ADDRESS: 21h, 25h)

| Bit 7-5 | SID: Standard Identifier Mask bits <2:0>  
These bits hold the mask bits to be applied to bits<2:0> of the Standard Identifier portion of a received message  
Bit 4-2 | Unimplemented: Reads as ‘0’  
Bit 1-0 | EID: Extended Identifier Mask bits <17:16>  
These bits hold the mask bits to be applied to bits <17:16> of the Extended Identifier portion of a received message  
Legend:  
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value at POR ’1’ = Bit is set  
’0’ = Bit is cleared  
x = Bit is unknown  

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>SID2</th>
<th>SID1</th>
<th>SID0</th>
<th>—</th>
<th>—</th>
<th>—</th>
<th>EID17</th>
<th>EID16</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>U-0</td>
<td>U-0</td>
<td>U-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td></td>
</tr>
</tbody>
</table>

**REGISTER 4-16: RXMnEID8 – MASK n EXTENDED IDENTIFIER HIGH**  
(ADDRESS: 22h, 26h)

| Bit 7-0 | EID: Extended Identifier bits <15:8>  
These bits hold the filter bits to be applied to bits <15:8> of the Extended Identifier portion of a received message  
Legend:  
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value at POR ’1’ = Bit is set  
’0’ = Bit is cleared  
x = Bit is unknown  

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>EID15</th>
<th>EID14</th>
<th>EID13</th>
<th>EID12</th>
<th>EID11</th>
<th>EID10</th>
<th>EID9</th>
<th>EID8</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
</tbody>
</table>

**REGISTER 4-17: RXMnEID0 – MASK n EXTENDED IDENTIFIER LOW**  
(ADDRESS: 23h, 27h)

| Bit 7-0 | EID: Extended Identifier Mask bits <7:0>  
These bits hold the mask bits to be applied to the bits <7:0> of the Extended Identifier portion of a received message  
Legend:  
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value at POR ’1’ = Bit is set  
’0’ = Bit is cleared  
x = Bit is unknown  

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>EID7</th>
<th>EID6</th>
<th>EID5</th>
<th>EID4</th>
<th>EID3</th>
<th>EID2</th>
<th>EID1</th>
<th>EID0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
<td>R/W-0</td>
</tr>
</tbody>
</table>
5.0 BIT TIMING

All nodes on a given CAN bus must have the same nominal bit rate. The CAN protocol uses Non Return to Zero (NRZ) coding, which does not encode a clock within the data stream. Therefore, the receive clock must be recovered by the receiving nodes and synchronized to the transmitter’s clock.

As oscillators and transmission times may vary from node to node, the receiver must have some type of Phase Lock Loop (PLL) synchronized to data transmission edges to synchronize and maintain the receiver clock. Since the data is NRZ-coded, it is necessary to include bit-stuffing to insure that an edge occurs at least every six bit times to maintain the Digital Phase Lock Loop (DPLL) synchronization.

The bit timing of the MCP2515 is implemented using a DPLL that is configured to synchronize to the incoming data, as well as provide the nominal timing for the transmitted data. The DPLL breaks each bit time into multiple segments made up of minimal periods of time, called the Time Quanta (TQ).

Bus timing functions executed within the bit time frame (such as synchronization to the local oscillator, network transmission delay compensation and sample point positioning) are defined by the programmable bit timing logic of the DPLL.

5.1 The CAN Bit Time

All devices on the CAN bus must use the same bit rate. However, all devices are not required to have the same master oscillator clock frequency. For the different clock frequencies of the individual devices, the bit rate has to be adjusted by appropriately setting the baud rate prescaler and number of time quanta in each segment.

The CAN bit time is made up of non-overlapping segments. Each of these segments are made up of integer units called Time Quanta (TQ), explained later in this data sheet. The Nominal Bit Rate (NBR) is defined in the CAN specification as the number of bits per second transmitted by an ideal transmitter with no resynchronization. It can be described with the equation:

\[
NBR = \frac{f_{bit}}{t_{bit}}
\]

**Nominal Bit Time**

The Nominal Bit Time (NBT) \( t_{bit} \) is made up of non-overlapping segments (Figure 5-1). Therefore, the NBT is the summation of the following segments:

\[
t_{bit} = t_{SyncSeg} + t_{PropSeg} + t_{PS1} + t_{PS2}
\]

Associated with the NBT are the sample point, Synchronization Jump Width (SJW) and Information Processing Time (IPT), which are explained later.

**SYNCHRONIZATION SEGMENT**

The Synchronization Segment (SyncSeg) is the first segment in the NBT and is used to synchronize the nodes on the bus. Bit edges are expected to occur within the SyncSeg. This segment is fixed at 1 TQ.
PROPAGATION SEGMENT
The Propagation Segment (PropSeg) exists to compensate for physical delays between nodes. The propagation delay is defined as twice the sum of the signal's propagation time on the bus line, including the delays associated with the bus driver. The PropSeg is programmable from 1 – 8 TQ.

PHASE SEGMENT 1 (PS1) AND PHASE SEGMENT 2 (PS2)
The two phase segments, PS1 and PS2, are used to compensate for edge phase errors on the bus. PS1 can be lengthened (or PS2 shortened) by resynchronization. PS1 is programmable from 1 – 8 TQ and PS2 is programmable from 2 – 8 TQ.

SAMPLE POINT
The sample point is the point in the bit time at which the logic level is read and interpreted. The sample point is located at the end of PS1. The exception to this rule is if the sample mode is configured to sample three times per bit. In this case, while the bit is still sampled at the end of PS1, two additional samples are taken at one-half TQ intervals prior to the end of PS1, with the value of the bit being determined by a majority decision.

INFORMATION PROCESSING TIME
The Information Processing Time (IPT) is the time required for the logic to determine the bit level of a sampled bit. The IPT begins at the sample point, is measured in TQ and is fixed at 2 TQ for the Microchip CAN module. Since PS2 also begins at the sample point and is the last segment in the bit time, it is required that the PS2 minimum is not less than the IPT.

Therefore:

\[ PS_{2 min} = IPT = 2TQ \]

SYNCHRONIZATION JUMP WIDTH
The Synchronization Jump Width (SJW) adjusts the bit clock as necessary by 1 – 4 TQ (as configured) to maintain synchronization with the transmitted message. Synchronization is covered in more detail later in this data sheet.

Time Quantum
Each of the segments that make up a bit time are made up of integer units called Time Quanta (TQ). The length of each Time Quantum is based on the oscillator period (FOSC). The base TQ equals twice the oscillator period. Figure 5-2 shows how the bit period is derived from TOSC and TQ. The TQ length equals one TQ clock period (fBRPCLK), which is programmable using a programmable prescaler, called the Baud Rate Prescaler (BRP). This is illustrated in the following equation:

EQUATION 5-2:

\[ TQ = 2 \cdot BRP \cdot T_{OSC} = \frac{2 \cdot BRP}{F_{OSC}} \]

Where: BRP equals the configuration as shown in Register 5-1.
5.2 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. Synchronization is the process by which the DPLL function is implemented.

When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (SyncSeg). The circuit will then adjust the values of PS1 and PS2 as necessary.

There are two mechanisms used for synchronization:
1. Hard synchronization.
2. Resynchronization.

5.2.1 HARD SYNCHRONIZATION

Hard synchronization is only performed when there is a recessive-to-dominant edge during a BUS IDLE condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with SyncSeg.

Hard synchronization forces the edge that has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs, there will not be a resynchronization within that bit time.

5.2.2 RESYNCHRONIZATION

As a result of resynchronization, PS1 may be lengthened or PS2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper-bound, given by the Synchronization Jump Width (SJW).

The value of the SJW will be added to PS1 or subtracted from PS2 (see Figure 5-3). The SJW represents the loop filtering of the DPLL. The SJW is programmable between 1 TQ and 4 TQ.

5.2.2.1 Phase Errors

The NRZ bit coding method does not encode a clock into the message. Clocking information will only be derived from recessive-to-dominant transitions. The property which states that only a fixed maximum number of successive bits have the same value (bit-stuffing) ensures resynchronization to the bit stream during a frame.

The phase error of an edge is given by the position of the edge relative to SyncSeg, measured in TQ. The phase error is defined in magnitude of TQ as follows:
- \( e = 0 \) if the edge lies within SYNCSEG.
- \( e > 0 \) if the edge lies before the SAMPLE POINT (TQ is added to PS1).
- \( e < 0 \) if the edge lies after the SAMPLE POINT of the previous bit (TQ is subtracted from PS2).

5.2.2.2 No Phase Error (\( e = 0 \))

If the magnitude of the phase error is less than or equal to the programmed value of the SJW, the effect of a resynchronization is the same as that of a hard synchronization.

5.2.2.3 Positive Phase Error (\( e > 0 \))

If the magnitude of the phase error is larger than the SJW and, if the phase error is positive, PS1 is lengthened by an amount equal to the SJW.

5.2.2.4 Negative Phase Error (\( e < 0 \))

If the magnitude of the phase error is larger than the resynchronization jump width and the phase error is negative, PS2 is shortened by an amount equal to the SJW.

5.2.3 SYNCHRONIZATION RULES

1. Only recessive-to-dominant edges will be used for synchronization.
2. Only one synchronization within one bit time is allowed.
3. An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
4. A transmitting node will not resynchronize on a positive phase error (\( e > 0 \)).
5. If the absolute magnitude of the phase error is greater than the SJW, the appropriate phase segment will adjust by an amount equal to the SJW.
FIGURE 5-3: SYNCHRONIZING THE BIT TIME

Input Signal (e = 0)

SyncSeg | PropSeg | PhaseSeg1 (PS1) | PhaseSeg2 (PS2)
---------|---------|---------------|---------------
       |         | SJW (PS1)       | SJW (PS2)      
Nominal Bit Time (NBT)

No Resynchronization (e = 0)

Input Signal (e > 0)

SyncSeg | PropSeg | PhaseSeg1 (PS1) | PhaseSeg2 (PS2)
---------|---------|---------------|---------------
       |         | SJW (PS1)       | SJW (PS2)      
Sample Point
Nominal Bit Time (NBT)
Actual Bit Time

Resynchronization to a Slower Transmitter (e > 0)

Input Signal (e < 0)

SyncSeg | PropSeg | PhaseSeg1 (PS1) | PhaseSeg2 (PS2)
---------|---------|---------------|---------------
       |         | SJW (PS1)       | SJW (PS2)      
Sample Point
Nominal Bit Time (NBT)
Actual Bit Time

Resynchronization to a Faster Transmitter (e < 0)
5.3 Programming Time Segments

Some requirements for programming of the time segments:
- \(\text{PropSeg} + \text{PS1} \geq \text{PS2}\)
- \(\text{PropSeg} + \text{PS1} \geq T_{\text{DELAY}}\)
- \(\text{PS2} > \text{SJW}\)

For example, assuming that a 125 kHz CAN baud rate with \(F_{\text{OSC}} = 20\) MHz is desired:
- \(T_{\text{OSC}} = 50\) ns, choose \(\text{BRP<5:0>} = 04\)h, then \(T_{Q} = 500\) ns. To obtain 125 kHz, the bit time must be 16 \(T_{Q}\).

Typically, the sampling of the bit should take place at about 60-70% of the bit time, depending on the system parameters. Also, typically, the \(T_{\text{DELAY}} = 1\cdot2\ T_{Q}\).

\(\text{SyncSeg} = 1\ T_{Q}\) and \(\text{PropSeg} = 2\ T_{Q}\). So setting \(\text{PS1} = 7\ T_{Q}\) would place the sample at 10 \(T_{Q}\) after the transition. This would leave 6 \(T_{Q}\) for \(\text{PS2}\).

Since \(\text{PS2} = 6\), according to the rules, \(\text{SJW}\) could be a maximum of 4 \(T_{Q}\). However, a large \(\text{SJW}\) is typically only necessary when the clock generation of the different nodes is inaccurate or unstable, such as using ceramic resonators. So a \(\text{SJW}\) of 1 is usually enough.

5.4 Oscillator Tolerance

The bit timing requirements allow ceramic resonators to be used in applications with transmission rates of up to 125 kbit/sec as a rule of thumb. For the full bus speed range of the CAN protocol, a quartz oscillator is required. A maximum node-to-node oscillator variation of 1.7% is allowed.

5.5 Bit Timing Configuration Registers

The configuration registers (CNF1, CNF2, CNF3) control the bit timing for the CAN bus interface. These registers can only be modified when the MCP2515 is in Configuration mode (see Section 10.0 “Modes of Operation”).

5.5.1 CNF1

The \(\text{BRP<5:0>}\) bits control the baud rate prescaler. These bits set the length of \(T_{O}\) relative to the \(F_{\text{OSC}}\) input frequency, with the minimum \(T_{Q}\) length being 2 \(T_{\text{OSC}}\) (when \(\text{BRP<5:0>} = \text{b000000}\)). The \(\text{SJW<1:0>}\) bits select the \(\text{SJW}\) in terms of number of \(T_{Q}\)s.

5.5.2 CNF2

The \(\text{PRSEG<2:0>}\) bits set the length (in \(T_{Q}\)s) of the propagation segment. The \(\text{PHSEG1<2:0>}\) bits set the length (in \(T_{Q}\)s) of \(\text{PS1}\).

The \(\text{SAM}\) bit controls how many times the \(\text{RXCAN}\) pin is sampled. Setting this bit to a ‘1’ causes the bus to be sampled three times: twice at \(T_{Q}/2\) before the sample point and once at the normal sample point (which is at the end of \(\text{PS1}\)). The value of the bus is determined to be the majority sampled. If the \(\text{SAM}\) bit is set to a ‘0’, the \(\text{RXCAN}\) pin is sampled only once at the sample point.

The \(\text{BTLMODE}\) bit controls how the length of \(\text{PS2}\) is determined. If this bit is set to a ‘1’, the length of \(\text{PS2}\) is determined by the \(\text{PHSEG2<2:0>}\) bits of CNF3 (see Section 5.5.3 “CNF3”). If the \(\text{BTLMODE}\) bit is set to a ‘0’, the length of \(\text{PS2}\) is greater than that of \(\text{PS1}\) and the information processing time (which is fixed at 2 \(T_{Q}\) for the MCP2515).

5.5.3 CNF3

The \(\text{PHSEG2<2:0>}\) bits set the length (in \(T_{Q}\)s) of \(\text{PS2}\), if the \(\text{CNF2.BTLMODE}\) bit is set to a ‘1’. If the \(\text{BTLMODE}\) bit is set to a ‘0’, the \(\text{PHSEG2<2:0>}\) bits have no effect.
REGISTER 5-1:  
**CNF1 – CONFIGURATION 1 (ADDRESS: 2Ah)**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SJW1</td>
<td>SJW0</td>
<td>BRP5</td>
<td>BRP4</td>
<td>BRP3</td>
<td>BRP2</td>
<td>BRP1</td>
<td>BRP0</td>
</tr>
</tbody>
</table>

**bit 7-6**  
**SJW:** Synchronization Jump Width Length bits <1:0>
- 11 = Length = 4 x TQ
- 10 = Length = 3 x TQ
- 01 = Length = 2 x TQ
- 00 = Length = 1 x TQ

**Legend:**
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as '0'
- -n = Value at POR
- '1' = Bit is set
- '0' = Bit is cleared
- x = Bit is unknown

**bit 5-0**  
**BRP:** Baud Rate Prescaler bits <5:0>

TQ = 2 x (BRP + 1)/FOSC

REGISTER 5-2:  
**CNF2 – CONFIGURATION 1 (ADDRESS: 29h)**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>BTLMODE</td>
<td>SAM</td>
<td>PHSEG12</td>
<td>PHSEG11</td>
<td>PHSEG10</td>
<td>PRSEG2</td>
<td>PRSEG1</td>
<td>PRSEG0</td>
</tr>
</tbody>
</table>

**bit 7**  
**BTLMODE:** PS2 Bit Time Length bit
- 1 = Length of PS2 determined by PHSEG22:PHSEG20 bits of CNF3
- 0 = Length of PS2 is the greater of PS1 and IPT (2 TQ)

**bit 6**  
**SAM:** Sample Point Configuration bit
- 1 = Bus line is sampled three times at the sample point
- 0 = Bus line is sampled once at the sample point

**Legend:**
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as '0'
- -n = Value at POR
- '1' = Bit is set
- '0' = Bit is cleared
- x = Bit is unknown
**REGISTER 5-3: CNF3 - CONFIGURATION 1 (ADDRESS: 28h)**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>U-0</th>
<th>U-0</th>
<th>U-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOF</td>
<td>WAKFIL</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>PHSEG22</td>
<td>PHSEG21</td>
<td>PHSEG20</td>
</tr>
</tbody>
</table>

**Legend:**  
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value at POR  
‘1’ = Bit is set  
‘0’ = Bit is cleared  
x = Bit is unknown

**bit 7**  
**SOF:** Start-of-Frame signal bit  
If CANCTRL.CLEN = 1:  
1 = CLKOUT pin enabled for SOF signal  
0 = CLKOUT pin enabled for clockout function  
If CANCTRL.CLKEN = 0, Bit is don’t care.

**bit 6**  
**WAKFIL:** Wake-up Filter bit  
1 = Wake-up filter enabled  
0 = Wake-up filter disabled

**bit 5-3**  
**Unimplemented:** Reads as ‘0’

**bit 2-0**  
**PHSEG2:** PS2 Length bits<2:0>  
(\(\text{PHSEG2} + 1\)) \(\times TQ\)

**Note:** Minimum valid setting for PS2 is 2 \(TQ\)
6.0 ERROR DETECTION

The CAN protocol provides sophisticated error detection mechanisms. The following errors can be detected.

6.1 CRC Error

With the Cyclic Redundancy Check (CRC), the transmitter calculates special check bits for the bit sequence from the start of a frame until the end of the data field. This CRC sequence is transmitted in the CRC Field. The receiving node also calculates the CRC sequence using the same formula and performs a comparison to the received sequence. If a mismatch is detected, a CRC error has occurred and an error frame is generated. The message is repeated.

6.2 Acknowledge Error

In the acknowledge field of a message, the transmitter checks if the acknowledge slot (which has been sent out as a recessive bit) contains a dominant bit. If not, no other node has received the frame correctly. An acknowledge error has occurred, an error frame is generated and the message will have to be repeated.

6.3 Form Error

If a node detects a dominant bit in one of the four segments (including end-of-frame, interframe space, acknowledge delimiter or CRC delimiter), a form error has occurred and an error frame is generated. The message is repeated.

6.4 Bit Error

A bit error occurs if a transmitter detects the opposite bit level to what it transmitted (i.e., transmitted a dominant and detected a recessive, or transmitted a recessive and detected a dominant).

Exception: In the case where the transmitter sends a recessive bit and a dominant bit is detected during the arbitration field and the acknowledge slot, no bit error is generated because normal arbitration is occurring.

6.5 Stuff Error

If, between the start-of-frame and the CRC delimiter, six consecutive bits with the same polarity are detected, the bit-stuffing rule has been violated. A stuff error occurs and an error frame is generated. The message is repeated.

6.6 Error States

Detected errors are made known to all other nodes via error frames. The transmission of the erroneous message is aborted and the frame is repeated as soon as possible. Furthermore, each CAN node is in one of the three error states according to the value of the internal error counters:

1. Error-active.
2. Error-passive.
3. Bus-off (transmitter only).

The error-active state is the usual state where the node can transmit messages and active error frames (made of dominant bits) without any restrictions.

In the error-passive state, messages and passive error frames (made of recessive bits) may be transmitted.

The bus-off state makes it temporarily impossible for the station to participate in the bus communication. During this state, messages can neither be received or transmitted. Only transmitters can go bus-off.

6.7 Error Modes and Error Counters

The MCP2515 contains two error counters: the Receive Error Counter (REC) (see Register 6-2) and the Transmit Error Counter (TEC) (see Register 6-1). The values of both counters can be read by the MCU. These counters are incremented/decremented in accordance with the CAN bus specification.

The MCP2515 is error-active if both error counters are below the error-passive limit of 128.

It is error-passive if at least one of the error counters equals or exceeds 128.

It goes to bus-off if the TEC exceeds the bus-off limit of 255. The device remains in this state until the bus-off recovery sequence is received. The bus-off recovery sequence consists of 128 occurrences and 11 consecutive recessive bits (see Figure 6-1).

Note: The MCP2515, after going bus-off, will recover back to error-active without any intervention by the MCU if the bus remains idle for 128 x 11 bit times. If this is not desired, the error interrupt service routine should address this.

The Current Error mode of the MCP2515 can be read by the MCU via the EFLG register (see Register 6-3). Additionally, there is an error state warning flag bit (EFLG:EWARN) which is set if at least one of the error counters equals or exceeds the error warning limit of 96. EWARN is reset if both error counters are less than the error warning limit.
FIGURE 6-1: ERROR MODES STATE DIAGRAM

REGISTER 6-1: TEC – TRANSMIT ERROR COUNTER
(ADDRESS: 1Ch)

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 6</th>
<th>bit 5</th>
<th>bit 4</th>
<th>bit 3</th>
<th>bit 2</th>
<th>bit 1</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEC7</td>
<td>TEC6</td>
<td>TEC5</td>
<td>TEC4</td>
<td>TEC3</td>
<td>TEC2</td>
<td>TEC1</td>
<td>TEC0</td>
</tr>
</tbody>
</table>

Legend:
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

bit 7-0 TEC: Transmit Error Count bits <7:0>

REGISTER 6-2: REC – RECEIVER ERROR COUNTER
(ADDRESS: 1Dh)

<table>
<thead>
<tr>
<th>bit 7</th>
<th>bit 6</th>
<th>bit 5</th>
<th>bit 4</th>
<th>bit 3</th>
<th>bit 2</th>
<th>bit 1</th>
<th>bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>REC7</td>
<td>REC6</td>
<td>REC5</td>
<td>REC4</td>
<td>REC3</td>
<td>REC2</td>
<td>REC1</td>
<td>REC0</td>
</tr>
</tbody>
</table>

Legend:
- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ‘0’
- -n = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- x = Bit is unknown

bit 7-0 REC: Receive Error Count bits <7:0>
### REGISTER 6-3: EFLG – ERROR FLAG

*(ADDRESS: 2Dh)*

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 7</td>
<td>RX1OVR: Receive Buffer 1 Overflow Flag bit</td>
<td>Set when a valid message is received for RXB1 and CANINTF.RX1IF = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Must be reset by MCU</td>
</tr>
<tr>
<td>bit 6</td>
<td>RX0OVR: Receive Buffer 0 Overflow Flag bit</td>
<td>Set when a valid message is received for RXB0 and CANINTF.RX0IF = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Must be reset by MCU</td>
</tr>
<tr>
<td>bit 5</td>
<td>TXBO: Bus-Off Error Flag bit</td>
<td>Bit set when TEC reaches 255</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset after a successful bus recovery sequence</td>
</tr>
<tr>
<td>bit 4</td>
<td>TXEP: Transmit Error-Passive Flag bit</td>
<td>Set when TEC is equal to or greater than 128</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset when TEC is less than 128</td>
</tr>
<tr>
<td>bit 3</td>
<td>RXEP: Receive Error-Passive Flag bit</td>
<td>Set when REC is equal to or greater than 128</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset when REC is less than 128</td>
</tr>
<tr>
<td>bit 2</td>
<td>TXWAR: Transmit Error Warning Flag bit</td>
<td>Set when TEC is equal to or greater than 96</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset when TEC is less than 96</td>
</tr>
<tr>
<td>bit 1</td>
<td>RXWAR: Receive Error Warning Flag bit</td>
<td>Set when REC is equal to or greater than 96</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset when REC is less than 96</td>
</tr>
<tr>
<td>bit 0</td>
<td>EWARN: Error Warning Flag bit</td>
<td>Set when TEC or REC is equal to or greater than 96 (TXWAR or RXWAR = 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset when both REC and TEC are less than 96</td>
</tr>
</tbody>
</table>

**Legend:**

- R = Readable bit
- W = Writable bit
- U = Unimplemented bit, read as ’0’
- n = Value at POR
- ’1’ = Bit is set
- ’0’ = Bit is cleared
- x = Bit is unknown
### 7.0 Interrupts

The MCP2515 has eight sources of interrupts. The CANINTE register contains the individual interrupt enable bits for each interrupt source. The CANINTF register contains the corresponding interrupt flag bit for each interrupt source. When an interrupt occurs, the INT pin is driven low by the MCP2515 and will remain low until the interrupt is cleared by the MCU. An interrupt can not be cleared if the respective condition still prevails.

It is recommended that the bit modify command be used to reset flag bits in the CANINTF register rather than normal write operations. This is done to prevent unintentionally changing a flag that changes during the write command, potentially causing an interrupt to be missed.

It should be noted that the CANINTF flags are read/write and an interrupt can be generated by the MCU setting any of these bits, provided the associated CANINTE bit is also set.

#### 7.1 Interrupt Code Bits

The source of a pending interrupt is indicated in the CANSTAT.ICOD (interrupt code) bits, as indicated in Register 10-2. In the event that multiple interrupts occur, the INT will remain low until all interrupts have been reset by the MCU. The CANSTAT.ICOD bits will reflect the code for the highest priority interrupt that is currently pending. Interrupts are internally prioritized such that the lower the ICOD value, the higher the interrupt priority. Once the highest priority interrupt condition has been cleared, the code for the next highest priority interrupt that is pending (if any) will be reflected by the ICOD bits (see Table 7-1). Only those interrupt sources that have their associated CANINTE enable bit set will be reflected in the ICOD bits.

<table>
<thead>
<tr>
<th>ICOD&lt;2:0&gt;</th>
<th>Boolean Expression</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>ERR-WAK-TX0-TX1-TX2-RX0-RX1</td>
</tr>
<tr>
<td>001</td>
<td>ERR</td>
</tr>
<tr>
<td>010</td>
<td>ERR-WAK</td>
</tr>
<tr>
<td>011</td>
<td>ERR-WAK-TX0</td>
</tr>
<tr>
<td>100</td>
<td>ERR-WAK-TX0-TX1</td>
</tr>
<tr>
<td>101</td>
<td>ERR-WAK-TX0-TX1-TX2</td>
</tr>
<tr>
<td>110</td>
<td>ERR-WAK-TX0-TX1-TX2-RX0</td>
</tr>
<tr>
<td>111</td>
<td>ERR-WAK-TX0-TX1-TX2-RX0-RX1</td>
</tr>
</tbody>
</table>

**Note:** ERR is associated with CANINTE.ERRIE.

### 7.2 Transmit Interrupt

When the transmit interrupt is enabled (CANINTE.TXnIE = 1), an interrupt will be generated on the INT pin once the associated transmit buffer becomes empty and is ready to be loaded with a new message. The CANINTF.TXnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by clearing the TXnIF bit.

### 7.3 Receive Interrupt

When the receive interrupt is enabled (CANINTE.RXnIE = 1), an interrupt will be generated on the INT pin once a message has been successfully received and loaded into the associated receive buffer. This interrupt is activated immediately after receiving the EOF field. The CANINTF.RXnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by clearing the RXnIF bit.

### 7.4 Message Error Interrupt

When an error occurs during the transmission or reception of a message, the message error flag (CANINTF.MERRF) will be set and, if the CANINTE.MERRE bit is set, an interrupt will be generated on the INT pin. This is intended to be used to facilitate baud rate determination when used in conjunction with Listen-only mode.

### 7.5 Bus Activity Wakeup Interrupt

When the MCP2515 is in Sleep mode and the bus activity wakeup interrupt is enabled (CANINTE.WAKIE = 1), an interrupt will be generated on the INT pin and the CANINTF.WAKIF bit will be set when activity is detected on the CAN bus. This interrupt causes the MCP2515 to exit Sleep mode. The interrupt is reset by clearing the WAKIF bit.

**Note:** The MCP2515 wakes up into Listen-only mode.

### 7.6 Error Interrupt

When the error interrupt is enabled (CANINTE.ERRIE = 1), an interrupt is generated on the INT pin if an overflow condition occurs or if the error state of the transmitter or receiver has changed. The Error Flag (EFLG) register will indicate one of the following conditions.

#### 7.6.1 Receiver Overflow

An overflow condition occurs when the MAB has assembled a valid receive message (the message meets the criteria of the acceptance filters) and the receive buffer associated with the filter is not available for loading of a new message. The associated EFLG.RXnOVR bit will be set to indicate the overflow condition. This bit must be cleared by the MCU.
7.6.2 **RECEIVER WARNING**
The REC has reached the MCU warning limit of 96.

7.6.3 **TRANSMITTER WARNING**
The TEC has reached the MCU warning limit of 96.

7.6.4 **RECEIVER ERROR-PASSIVE**
The REC has exceeded the error-passive limit of 127 and the device has gone to error-passive state.

7.6.5 **TRANSMITTER ERROR-PASSIVE**
The TEC has exceeded the error-passive limit of 127 and the device has gone to error-passive state.

### REGISTER 7-1: CANINTE – INTERRUPT ENABLE

**ADDRESS: 2Bh**

<table>
<thead>
<tr>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MERRE</td>
<td>WAKIE</td>
<td>ERRIE</td>
<td>TX2IE</td>
<td>TX1IE</td>
<td>TX0IE</td>
<td>RX1IE</td>
<td>RX0IE</td>
</tr>
</tbody>
</table>

- **bit 7 MERRE**: Message Error Interrupt Enable bit
  - 1 = Interrupt on error during message reception or transmission
  - 0 = Disabled

- **bit 6 WAKIE**: Wakeup Interrupt Enable bit
  - 1 = Interrupt on CAN bus activity
  - 0 = Disabled

- **bit 5 ERRIE**: Error Interrupt Enable bit (multiple sources in EFLG register)
  - 1 = Interrupt on EFLG error condition change
  - 0 = Disabled

- **bit 4 TX2IE**: Transmit Buffer 2 Empty Interrupt Enable bit
  - 1 = Interrupt on TXB2 becoming empty
  - 0 = Disabled

- **bit 3 TX1IE**: Transmit Buffer 1 Empty Interrupt Enable bit
  - 1 = Interrupt on TXB1 becoming empty
  - 0 = Disabled

- **bit 2 TX0IE**: Transmit Buffer 0 Empty Interrupt Enable bit
  - 1 = Interrupt on TXB0 becoming empty
  - 0 = Disabled

- **bit 1 RX1IE**: Receive Buffer 1 Full Interrupt Enable bit
  - 1 = Interrupt when message received in RXB1
  - 0 = Disabled

- **bit 0 RX0IE**: Receive Buffer 0 Full Interrupt Enable bit
  - 1 = Interrupt when message received in RXB0
  - 0 = Disabled

**Legend:**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **=} = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown

7.6.6 **BUS-OFF**
The TEC has exceeded 255 and the device has gone to bus-off state.

7.7 **Interrupt Acknowledge**
Interrupts are directly associated with one or more status flags in the CANINTF register. Interrupts are pending as long as one of the flags is set. Once an interrupt flag is set by the device, the flag can not be reset by the MCU until the interrupt condition is removed.
**REGISTER 7-2: CANINTF – INTERRUPT FLAG**  
*(ADDRESS: 2Ch)*

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>R/W</th>
<th>Value at POR</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>MERRF: Message Error Interrupt Flag bit</td>
<td>R/W-0</td>
<td>'1' = Interrupt pending (must be cleared by MCU to reset interrupt condition)</td>
<td>'0' = No interrupt pending</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>WAKIF: Wakeup Interrupt Flag bit</td>
<td>R/W-0</td>
<td>'1' = Interrupt pending (must be cleared by MCU to reset interrupt condition)</td>
<td>'0' = No interrupt pending</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>ERRIF: Error Interrupt Flag bit</td>
<td>R/W-0</td>
<td>'1' = Interrupt pending (must be cleared by MCU to reset interrupt condition)</td>
<td>'0' = No interrupt pending</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>TX2IF: Transmit Buffer 2 Empty Interrupt Flag bit</td>
<td>R/W-0</td>
<td>'1' = Interrupt pending (must be cleared by MCU to reset interrupt condition)</td>
<td>'0' = No interrupt pending</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>TX1IF: Transmit Buffer 1 Empty Interrupt Flag bit</td>
<td>R/W-0</td>
<td>'1' = Interrupt pending (must be cleared by MCU to reset interrupt condition)</td>
<td>'0' = No interrupt pending</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>TX0IF: Transmit Buffer 0 Empty Interrupt Flag bit</td>
<td>R/W-0</td>
<td>'1' = Interrupt pending (must be cleared by MCU to reset interrupt condition)</td>
<td>'0' = No interrupt pending</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>RX1IF: Receive Buffer 1 Full Interrupt Flag bit</td>
<td>R/W-0</td>
<td>'1' = Interrupt pending (must be cleared by MCU to reset interrupt condition)</td>
<td>'0' = No interrupt pending</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>RX0IF: Receive Buffer 0 Full Interrupt Flag bit</td>
<td>R/W-0</td>
<td>'1' = Interrupt pending (must be cleared by MCU to reset interrupt condition)</td>
<td>'0' = No interrupt pending</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Legend:**

- **R** = Readable bit  
- **W** = Writable bit  
- **U** = Unimplemented bit, read as ‘0’  
- **-n** = Value at POR  
- ‘1’ = Bit is set  
- ‘0’ = Bit is cleared  
- **x** = Bit is unknown
8.0 OSCILLATOR

The MCP2515 is designed to be operated with a crystal or ceramic resonator connected to the OSC1 and OSC2 pins. The MCP2515 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. A typical oscillator circuit is shown in Figure 8-1. The MCP2515 may also be driven by an external clock source connected to the OSC1 pin, as shown in Figure 8-2 and Figure 8-3.

8.1 Oscillator Startup Timer

The MCP2515 utilizes an Oscillator Startup Timer (OST) that holds the MCP2515 in reset to ensure that the oscillator has stabilized before the internal state machine begins to operate. The OST maintains reset for the first 128 OSC1 clock cycles after power-up or a wake-up from Sleep mode occurs. It should be noted that no SPI protocol operations should be attempted until after the OST has expired.

8.2 CLKOUT Pin

The CLKOUT pin is provided to the system designer for use as the main system clock or as a clock input for other devices in the system. The CLKOUT has an internal prescaler which can divide \( f_{OSC} \) by 1, 2, 4 and 8. The CLKOUT function is enabled and the prescaler is selected via the CANCNTRL register (see Register 10-1).

Note: The maximum frequency on CLKOUT is specified as 25 MHz (See Table 13-5)

The CLKOUT pin will be active upon system reset and default to the slowest speed (divide by 8) so that it can be used as the MCU clock. When Sleep mode is requested, the MCP2515 will drive sixteen additional clock cycles on the CLKOUT pin before entering Sleep mode. The idle state of the CLKOUT pin in Sleep mode is low. When the CLKOUT function is disabled (CANCNTRL.CLKEN = '0') the CLKOUT pin is in a high-impedance state.

The CLKOUT function is designed to ensure that \( t_{CLKOUT} \) and \( t_{iCLKOUT} \) timings are preserved when the CLKOUT pin function is enabled, disabled or the prescaler value is changed.

![FIGURE 8-1: CRYSTAL/CERAMIC RESONATOR OPERATION](image1)

**Note 1:** A series resistor (RS) may be required for AT strip cut crystals.

**Note 2:** The feedback resistor (RF), is typically in the range of 2 to 10 MΩ.

![FIGURE 8-2: EXTERNAL CLOCK SOURCE](image2)

**Note 1:** A resistor to ground may be used to reduce system noise. This may increase system current.

**Note 2:** Duty cycle restrictions must be observed (see Table 12-2).
### FIGURE 8-3: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT

![Diagram of the external series resonant crystal oscillator circuit.](image)

**Note 1:** Duty cycle restrictions must be observed (see Table 12-2).

### TABLE 8-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

<table>
<thead>
<tr>
<th>Mode</th>
<th>Freq.</th>
<th>OSC1</th>
<th>OSC2</th>
</tr>
</thead>
<tbody>
<tr>
<td>HS</td>
<td>8.0 MHz</td>
<td>27 pF</td>
<td>27 pF</td>
</tr>
<tr>
<td></td>
<td>16.0 MHz</td>
<td>22 pF</td>
<td>22 pF</td>
</tr>
</tbody>
</table>

**Capacitor values are for design guidance only:**
These capacitors were tested with the resonators listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following Table 8-2 for additional information.

**Resonators Used:**
- 4.0 MHz
- 8.0 MHz
- 16.0 MHz

### TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

<table>
<thead>
<tr>
<th>Osc Type</th>
<th>Crystal Freq.</th>
<th>Typical Capacitor Values Tested:</th>
</tr>
</thead>
<tbody>
<tr>
<td>HS</td>
<td>4 MHz</td>
<td>C1</td>
</tr>
<tr>
<td></td>
<td>8 MHz</td>
<td>27 pF</td>
</tr>
<tr>
<td></td>
<td>20 MHz</td>
<td>15 pF</td>
</tr>
</tbody>
</table>

**Capacitor values are for design guidance only:**
These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this Table for additional information.

**Crystals Used:**
- 4.0 MHz
- 8.0 MHz
- 20.0 MHz

**Note 1:** While higher capacitance increases the stability of the oscillator, it also increases the start-up time.

**2:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

**3:** Rs may be required to avoid overdriving crystals with low drive level specification.

**4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
9.0 RESET

The MCP2515 differentiates between two resets:

1. Hardware Reset – Low on RESET pin.
2. SPI Reset – Reset via SPI command.

Both of these resets are functionally equivalent. It is important to provide one of these two resets after power-up to ensure that the logic and registers are in their default state. A hardware reset can be achieved automatically by placing an RC on the RESET pin. (see Figure 9-1). The values must be such that the device is held in reset for a minimum of 2 μs after VDD reaches operating voltage, as indicated in the electrical specification (tRL).

FIGURE 9-1: RESET PIN CONFIGURATION EXAMPLE

Note 1: The diode D helps discharge the capacitor quickly when VDD powers down.

2: R1 = 1 kΩ to 10 kΩ will limit any current flowing into RESET from external capacitor C, in the event of RESET pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).
10.0 MODES OF OPERATION

The MCP2515 has five modes of operation. These modes are:

1. Configuration mode.
2. Normal mode.
3. Sleep mode.
4. Listen-only mode.
5. Loopback mode.

The operational mode is selected via the CANCTRL.REQOP bits (see Register 10-1).

When changing modes, the mode will not actually change until all pending message transmissions are complete. The requested mode must be verified by reading the CANSTAT.OPMODE bits (see Register 10-2).

10.1 Configuration Mode

The MCP2515 must be initialized before activation. This is only possible if the device is in the Configuration mode. Configuration mode is automatically selected after power-up, a reset or can be entered from any other mode by setting the CANCTRL.REQOP bits to \texttt{100}'. When Configuration mode is entered, all error counters are cleared. Configuration mode is the only mode where the following registers are modifiable:

- CNF1, CNF2, CNF3
- TXRTSCTRL
- Filter registers
- Mask registers

10.2 Sleep Mode

The MCP2515 has an internal Sleep mode that is used to minimize the current consumption of the device. The SPI interface remains active for reading even when the MCP2515 is in Sleep mode, allowing access to all registers.

To enter Sleep mode, the mode request bits are set in the CANCTRL register (REQOP<2:0>). The CANSTAT.OPMODE bits indicate operation mode. These bits should be read after sending the sleep command to the MCP2515. The MCP2515 is active and has not yet entered Sleep mode until these bits indicate that Sleep mode has been entered.

When in internal Sleep mode, the wake-up interrupt is still active (if enabled). This is done so that the MCU can also be placed into a Sleep mode and use the MCP2515 to wake it up upon detecting activity on the bus.

When in Sleep mode, the MCP2515 stops its internal oscillator. The MCP2515 will wake-up when bus activity occurs or when the MCU sets, via the SPI interface, the CANINTF.WAKIF bit to ‘generate’ a wake-up attempt (the CANINTE.WAKIE bit must also be set in order for the wake-up interrupt to occur).

The TXCAN pin will remain in the recessive state while the MCP2515 is in Sleep mode.

10.2.1 WAKE-UP FUNCTIONS

The device will monitor the RXCAN pin for activity while it is in Sleep mode. If the CANINTE.WAKIE bit is set, the device will wake up and generate an interrupt. Since the internal oscillator is shut down while in Sleep mode, it will take some amount of time for the oscillator to start up and the device to enable itself to receive messages. This Oscillator Start-up Timer (OST) is defined as 128 TOSc.

The device will ignore the message that caused the wake-up from Sleep mode, as well as any messages that occur while the device is ‘waking up’. The device will wake up in Listen-only mode. The MCU must set Normal mode before the MCP2515 will be able to communicate on the bus.

The device can be programmed to apply a low-pass filter function to the RXCAN input line while in internal Sleep mode. This feature can be used to prevent the device from waking up due to short glitches on the CAN bus lines. The CNF3.WAKFIL bit enables or disables the filter.

10.3 Listen-only Mode

Listen-only mode provides a means for the MCP2515 to receive all messages (including messages with errors) by configuring the RXBnCTRL.RXM<1:0> bits. This mode can be used for bus monitor applications or for detecting the baud rate in ‘hot plugging’ situations.

For auto-baud detection, it is necessary that there are at least two other nodes that are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received.

Listen-only mode is a silent mode, meaning no messages will be transmitted while in this mode (including error flags or acknowledge signals). The filters and masks can be used to allow only particular messages to be loaded into the receive registers, or the masks can be set to all zeros to allow a message with any identifier to pass. The error counters are reset and deactivated in this state. The Listen-only mode is activated by setting the mode request bits in the CANCTRL register.
10.4 Loopback Mode

Loopback mode will allow internal transmission of messages from the transmit buffers to the receive buffers without actually transmitting messages on the CAN bus. This mode can be used in system development and testing.

In this mode, the ACK bit is ignored and the device will allow incoming messages from itself just as if they were coming from another node. The Loopback mode is a silent mode, meaning no messages will be transmitted while in this state (including error flags or acknowledge signals). The TXCAN pin will be in a recessive state.

The filters and masks can be used to allow only particular messages to be loaded into the receive registers. The masks can be set to all zeros to provide a mode that accepts all messages. The Loopback mode is activated by setting the mode request bits in the CANCTRL register.

REGISTER 10-1: CANCTRL – CAN CONTROL REGISTER
(ADDRESS: XFh)

<table>
<thead>
<tr>
<th>R/W-1</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-0</th>
<th>R/W-1</th>
<th>R/W-1</th>
<th>R/W-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>REQOP2</td>
<td>REQOP1</td>
<td>REQOP0</td>
<td>ABAT</td>
<td>OSM</td>
<td>CLKEN</td>
<td>CLKPRE1</td>
<td>CLKPRE0</td>
</tr>
</tbody>
</table>

bit 7-5  
REQOP: Request Operation Mode bits <2:0>
000 = Set Normal Operation mode  
001 = Set Sleep mode  
010 = Set Loopback mode  
011 = Set Listen-only mode  
100 = Set Configuration mode

All other values for REQOP bits are invalid and should not be used

Note: On power-up, REQOP = b’111’

bit 4  
ABAT: Abort All Pending Transmissions bit
1 = Request abort of all pending transmit buffers  
0 = Terminate request to abort all transmissions

bit 3  
OSM: One Shot Mode bit
1 = Enabled. Message will only attempt to transmit one time  
0 = Disabled. Messages will reattempt transmission, if required

bit 2  
CLKEN: CLKOUT Pin Enable bit
1 = CLKOUT pin enabled  
0 = CLKOUT pin disabled (Pin is in high-impedance state)

bit 1-0  
CLKPRE: CLKOUT Pin Prescaler bits <1:0>
00 = FCLKOUT = System Clock/1  
01 = FCLKOUT = System Clock/2  
10 = FCLKOUT = System Clock/4  
11 = FCLKOUT = System Clock/8

Legend:
R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value at POR  
‘1’ = Bit is set  
‘0’ = Bit is cleared  
x = Bit is unknown

10.5 Normal Mode

Normal mode is the standard operating mode of the MCP2515. In this mode, the device actively monitors all bus messages and generates acknowledge bits, error frames, etc. This is also the only mode in which the MCP2515 will transmit messages over the CAN bus.
**REGISTER 10-2: CANSTAT – CAN STATUS REGISTER**

*(ADDRESS: XEh)*

<table>
<thead>
<tr>
<th>R-1</th>
<th>R-0</th>
<th>R-0</th>
<th>U-0</th>
<th>R-0</th>
<th>R-0</th>
<th>R-0</th>
<th>U-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPMOD2</td>
<td>OPMOD1</td>
<td>OPMOD0</td>
<td>—</td>
<td>ICOD2</td>
<td>ICOD1</td>
<td>ICOD0</td>
<td>—</td>
</tr>
</tbody>
</table>

bit 7

**OPMOD**: Operation Mode bits <2:0>

- **000** = Device is in the Normal operation mode
- **001** = Device is in Sleep mode
- **010** = Device is in Loopback mode
- **011** = Device is in Listen-only mode
- **100** = Device is in Configuration mode

bit 4

Unimplemented: Read as ‘0’

bit 3-1

**ICOD**: Interrupt Flag Code bits <2:0>

- **000** = No Interrupt
- **001** = Error Interrupt
- **010** = Wake-up Interrupt
- **011** = TXB0 Interrupt
- **100** = TXB1 Interrupt
- **101** = TXB2 Interrupt
- **110** = RXB0 Interrupt
- **111** = RXB1 Interrupt

bit 0

Unimplemented: Read as ‘0’

**Legend:**

- **R** = Readable bit
- **W** = Writable bit
- **U** = Unimplemented bit, read as ‘0’
- **-n** = Value at POR
- ‘1’ = Bit is set
- ‘0’ = Bit is cleared
- **x** = Bit is unknown
11.0 REGISTER MAP

The register map for the MCP2515 is shown in Table 11-1. Address locations for each register are determined by using the column (higher-order 4 bits) and row (lower-order 4 bits) values. The registers have been arranged to optimize the sequential reading and writing of data. Some specific control and status registers allow individual bit modification using the SPI Bit Modify command. The registers that allow this command are shown as shaded locations in Table 11-1. A summary of the MCP2515 control registers is shown in Table 11-2.

### TABLE 11-1: CAN CONTROLLER REGISTER MAP

<table>
<thead>
<tr>
<th>Lower Address Bits</th>
<th>Higher-Order Address Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>RXF0SIDH RXF3SIDH RXM0SIDH TXB0CTRL TXB1CTRL TXB2CTRL RXB0CTRL RXB1CTRL</td>
</tr>
<tr>
<td>0001</td>
<td>RXF0SIDL RXF3SIDL RXM0SIDL TXB0SIDH TXB1SIDH TXB2SIDH RXB0SIDH RXB1SIDH</td>
</tr>
<tr>
<td>0010</td>
<td>RXF0EID8 RXF3EID8 RXM0EID8 TXB0SIDL TXB1SIDL TXB2SIDL RXB0EID8 RXB1EID8</td>
</tr>
<tr>
<td>0011</td>
<td>RXF1SIDH RXF4SIDH RXM1SIDH TXB0EID0 TXB1EID0 TXB2EID0 RXB0EID0 RXB1EID0</td>
</tr>
<tr>
<td>0100</td>
<td>RXF1SIDL RXF4SIDL RXM1SIDL TXB0DLC TXB1DLC TXB2DLC RXB0DLC RXB1DLC</td>
</tr>
<tr>
<td>0110</td>
<td>RXF1EID8 RXF4EID8 RXM1EID8 TXB0D0 TXB1D0 TXB2D0 RXB0D0 RXB1D0</td>
</tr>
<tr>
<td>0111</td>
<td>RXF1EID0 RXF4EID0 RXM1EID0 TXB0D1 TXB1D1 TXB2D1 RXB0D1 RXB1D1</td>
</tr>
<tr>
<td>1000</td>
<td>RXF2SIDH RXF5SIDH CNF3 TXB0D2 TXB1D2 TXB2D2 RXB0D2 RXB1D2</td>
</tr>
<tr>
<td>1001</td>
<td>RXF2SIDL RXF5SIDL CNF2 TXB0D3 TXB1D3 TXB2D3 RXB0D3 RXB1D3</td>
</tr>
<tr>
<td>1010</td>
<td>RXF2EID8 RXF5EID8 CNF1 TXB0D4 TXB1D4 TXB2D4 RXB0D4 RXB1D4</td>
</tr>
<tr>
<td>1011</td>
<td>RXF2EID0 RXF5EID0 CANINTE TXB0D5 TXB1D5 TXB2D5 RXB0D5 RXB1D5</td>
</tr>
<tr>
<td>1100</td>
<td>BFPCCTRL TEC CANINTF TXB0D6 TXB1D6 TXB2D6 RXB0D6 RXB1D6</td>
</tr>
<tr>
<td>1011</td>
<td>TXRTSCTRL REC EFLG TXB0D7 TXB1D7 TXB2D7 RXB0D7 RXB1D7</td>
</tr>
<tr>
<td>1111</td>
<td>CANSTAT CANSTAT CANSTAT CANSTAT CANSTAT CANSTAT CANSTAT CANSTAT</td>
</tr>
<tr>
<td>1111</td>
<td>CANCTRL CANCTRL CANCTRL CANCTRL CANCTRL CANCTRL CANCTRL CANCTRL</td>
</tr>
</tbody>
</table>

**Note:** Shaded register locations indicate that these allow the user to manipulate individual bits using the Bit Modify command.

### TABLE 11-2: CONTROL REGISTER SUMMARY

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Address (Hex)</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>POR/RST Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>BFPCCTRL</td>
<td>0C</td>
<td></td>
<td></td>
<td>B1BFS</td>
<td>B0BFS</td>
<td>B1BFE</td>
<td>B0BFE</td>
<td>B1BFM</td>
<td>B0BFM</td>
<td>--00 0000</td>
</tr>
<tr>
<td>TXRTSCTRL</td>
<td>0D</td>
<td></td>
<td></td>
<td>B2RTS</td>
<td>B1RTS</td>
<td>B0RTS</td>
<td>B2RTSM</td>
<td>B1RTSM</td>
<td>B0RTSM</td>
<td>--xx x000</td>
</tr>
<tr>
<td>CANSTAT</td>
<td>xE</td>
<td></td>
<td></td>
<td>OPMOD2</td>
<td>OPMOD1</td>
<td>OPMOD0</td>
<td>ICOD2</td>
<td>ICOD1</td>
<td>ICOD0</td>
<td>-- 100- 000--</td>
</tr>
<tr>
<td>CANCTRL</td>
<td>xF</td>
<td></td>
<td></td>
<td>REQOP2</td>
<td>REQOP1</td>
<td>REQOP0</td>
<td>ABAT</td>
<td>OSM</td>
<td>CLKEN</td>
<td>CLKPRE1CLKPRE0</td>
</tr>
<tr>
<td>TEC</td>
<td>1C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1111 0111</td>
</tr>
<tr>
<td>REC</td>
<td>1D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>CNF3</td>
<td>28</td>
<td></td>
<td></td>
<td>SOF</td>
<td>WAKFL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0000 0000</td>
</tr>
<tr>
<td>CNF2</td>
<td>29</td>
<td></td>
<td></td>
<td>BTLMODE</td>
<td>SAM</td>
<td>PHSEG12</td>
<td>PHSEG11</td>
<td>PHSEG10</td>
<td>PRSEG2</td>
<td>PRSEG1</td>
</tr>
<tr>
<td>CNF1</td>
<td>2A</td>
<td></td>
<td></td>
<td>SJW1</td>
<td>SJW0</td>
<td>BRP5</td>
<td>BRP4</td>
<td>BRP3</td>
<td>BRP2</td>
<td>BRP1</td>
</tr>
<tr>
<td>CANINTE</td>
<td>2B</td>
<td></td>
<td></td>
<td>MERRE</td>
<td>WAKIE</td>
<td>ERIIE</td>
<td>TX2IE</td>
<td>TX1IE</td>
<td>TX0IE</td>
<td>RX1IE</td>
</tr>
<tr>
<td>CANINTF</td>
<td>2C</td>
<td></td>
<td></td>
<td>MERRF</td>
<td>WAKIF</td>
<td>ERIIF</td>
<td>TX2IF</td>
<td>TX1IF</td>
<td>TX0IF</td>
<td>RX1IF</td>
</tr>
<tr>
<td>EFLG</td>
<td>2D</td>
<td></td>
<td></td>
<td>RX1OVR</td>
<td>RX0OVR</td>
<td>TXBO</td>
<td>TXEP</td>
<td>RXEP</td>
<td>TXWAR</td>
<td>RXWAR</td>
</tr>
<tr>
<td>TXB0CTRL</td>
<td>30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TXB1CTRL</td>
<td>40</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TXB2CTRL</td>
<td>50</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXB0CTRL</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXB1CTRL</td>
<td>70</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
12.0 SPI™ INTERFACE

12.1 Overview
The MCP2515 is designed to interface directly with the Serial Peripheral Interface (SPI) port available on many microcontrollers and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SI pin, with data being clocked in on the rising edge of SCK. Data is driven out by the MCP2515 (on the SO line) on the falling edge of SCK. The CS pin must be held low while any operation is performed. Table 12-1 shows the instruction bytes for all operations. Refer to Figure 12-10 and Figure 12-11 for detailed input and output timing diagrams for both Mode 0,0 and Mode 1,1 operation.

Note: The MCP2515 expects the first byte after lowering CS to be the instruction/command byte. This implies that CS must be raised and then lowered again to invoke another command.

12.2 Reset Instruction
The Reset instruction can be used to re-initialize the internal registers of the MCP2515 and set Configuration mode. This command provides the same functionality, via the SPI interface, as the RESET pin.

The Reset instruction is a single-byte instruction that requires selecting the device by pulling CS low, sending the instruction byte and then raising CS. It is highly recommended that the reset command be sent (or the RESET pin be lowered) as part of the power-on initialization sequence.

12.3 Read Instruction
The Read instruction is started by lowering the CS pin. The Read instruction is then sent to the MCP2515 followed by the 8-bit address (A7 through A0). Next, the data stored in the register at the selected address will be shifted out on the SO pin.

The internal address pointer is automatically incremented to the next address once each byte of data is shifted out. Therefore, it is possible to read the next consecutive register address by continuing to provide clock pulses. Any number of consecutive register locations can be read sequentially using this method. The read operation is terminated by raising the CS pin (Figure 12-2).

12.4 Read RX Buffer Instruction
The Read RX Buffer instruction (Figure 12-3) provides a means to quickly address a receive buffer for reading. This instruction reduces the SPI overhead by one byte, the address byte. The command byte actually has four possible values that determine the address pointer location. Once the command byte is sent, the controller clocks out the data at the address location the same as the Read instruction (i.e., sequential reads are possible). This instruction further reduces the SPI overhead by automatically clearing the associated receive flag (CANINTF.RXnIF) when CS is raised at the end of the command.

12.5 Write Instruction
The Write instruction is started by lowering the CS pin. The Write instruction is then sent to the MCP2515 followed by the address and at least one byte of data.

It is possible to write to sequential registers by continuing to clock in data bytes, as long as CS is held low. Data will actually be written to the register on the rising edge of the SCK line for the D0 bit. If the CS line is brought high before eight bits are loaded, the write will be aborted for that data byte and previous bytes in the command will have been written. Refer to the timing diagram in Figure 12-4 for a more detailed illustration of the byte write sequence.

12.6 Load TX Buffer Instruction
The Load TX Buffer instruction (Figure 12-5) eliminates the eight-bit address required by a normal write command. The eight-bit instruction sets the address pointer to one of six addresses to quickly write to a transmit buffer that points to the “ID” or “data” address of any of the three transmit buffers.

12.7 Request-To-Send (RTS) Instruction
The RTS command can be used to initiate message transmission for one or more of the transmit buffers.

The MCP2515 is selected by lowering the CS pin. The RTS command byte is then sent. Shown in Figure 12-6, the last 3 bits of this command indicate which transmit buffer(s) are enabled to send. This command will set the TxBnCTRL.TXREQ bit for the respective buffer(s). Any or all of the last three bits can be set in a single command. If the RTS command is sent with nnn = 000, the command will be ignored.

12.8 Read Status Instruction
The Read Status instruction allows single instruction access to some of the often used status bits for message reception and transmission.

The MCP2515 is selected by lowering the CS pin and the read status command byte, shown in Figure 12-8, is sent to the MCP2515. Once the command byte is sent, the MCP2515 will return eight bits of data that contain the status.

If additional clocks are sent after the first eight bits are transmitted, the MCP2515 will continue to output the status bits as long as the CS pin is held low and clocks are provided on SCK.
Each status bit returned in this command may also be read by using the standard read command with the appropriate register address.

12.9 RX Status Instruction

The RX Status instruction (Figure 12-9) is used to quickly determine which filter matched the message and message type (standard, extended, remote). After the command byte is sent, the controller will return 8 bits of data that contain the status data. If more clocks are sent after the 8 bits are transmitted, the controller will continue to output the same status bits as long as the CS pin stays low and clocks are provided.

12.10 Bit Modify Instruction

The Bit Modify instruction provides a means for setting or clearing individual bits in specific status and control registers. This command is not available for all registers. See Section 11.0 “Register Map” to determine which registers allow the use of this command.

Note: Executing the Bit Modify command on registers that are not bit-modifiable will force the mask to FFh. This will allow byte-writes to the registers, not bit modify.

![FIGURE 12-1: BIT MODIFY](image)

### TABLE 12-1: SPI™ INSTRUCTION SET

<table>
<thead>
<tr>
<th>Instruction Name</th>
<th>Instruction Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>1100 0000</td>
<td>Resets internal registers to default state, set Configuration mode.</td>
</tr>
<tr>
<td>READ</td>
<td>0000 0011</td>
<td>Read data from register beginning at selected address.</td>
</tr>
<tr>
<td>Read RX Buffer</td>
<td>1001 0nm0</td>
<td>When reading a receive buffer, reduces the overhead of a normal read command by placing the address pointer at one of four locations, as indicated by ‘n,m’. Note: The associated RX flag bit (CANINTF.RXnIF) will be cleared after bringing CS high.</td>
</tr>
<tr>
<td>WRITE</td>
<td>0000 0010</td>
<td>Write data to register beginning at selected address.</td>
</tr>
<tr>
<td>Load TX Buffer</td>
<td>0100 0abc</td>
<td>When loading a transmit buffer, reduces the overhead of a normal Write command by placing the address pointer at one of six locations as indicated by ‘a,b,c’.</td>
</tr>
</tbody>
</table>
| RTS (Message Request-To-Send) | 1000 0nnn     | Instructs controller to begin message transmission sequence for any of the transmit buffers. Request-to-send for TXBO 

1000 0nnn

Request-to-send for TXB1
| Read Status              | 1010 0000         | Quick polling command that reads several status bits for transmit and receive functions. |
| RX Status                | 1011 0000         | Quick polling command that indicates filter match and message type (standard, extended and/or remote) of received message. |
| Bit Modify               | 0000 0101         | Allows the user to set or clear individual bits in a particular register. Note: Not all registers can be bit-modified with this command. Executing this command on registers that are not bit-modifiable will force the mask to FFh. See the register map in Section 11.0 “Register Map” for a list of the registers that apply. |
FIGURE 12-2: READ INSTRUCTION

<table>
<thead>
<tr>
<th>CS</th>
<th>SCK</th>
<th>SI</th>
<th>SO</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

FIGURE 12-3: READ RX BUFFER INSTRUCTION

<table>
<thead>
<tr>
<th>CS</th>
<th>SCK</th>
<th>SI</th>
<th>SO</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>[1 0 0 1 n m 0]</td>
<td>0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15</td>
</tr>
</tbody>
</table>

FIGURE 12-4: BYTE WRITE INSTRUCTION

<table>
<thead>
<tr>
<th>CS</th>
<th>SCK</th>
<th>SI</th>
<th>SO</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
FIGURE 12-5: LOAD TX BUFFER

FIGURE 12-6: REQUEST-TO-SEND (RTS) INSTRUCTION

FIGURE 12-7: BIT MODIFY INSTRUCTION

Note: Not all registers can be accessed with this command. See the register map for a list of the registers that apply.
FIGURE 12-8: READ STATUS INSTRUCTION

FIGURE 12-9: RX STATUS INSTRUCTION

<table>
<thead>
<tr>
<th>7 6</th>
<th>Received Message</th>
<th>4 3</th>
<th>Msg Type Received</th>
<th>2 1 0</th>
<th>Filter Match</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>No RX message</td>
<td>0 0</td>
<td>Standard data frame</td>
<td>0 0</td>
<td>RXF0</td>
</tr>
<tr>
<td>0 1</td>
<td>Message in RXB0</td>
<td>0 1</td>
<td>Standard remote frame</td>
<td>0 0</td>
<td>RXF1</td>
</tr>
<tr>
<td>1 0</td>
<td>Message in RXB1</td>
<td>1 0</td>
<td>Extended data frame</td>
<td>0 1</td>
<td>RXF2</td>
</tr>
<tr>
<td>1 1</td>
<td>Messages in both buffers*</td>
<td>1 1</td>
<td>Extended remote frame</td>
<td>0 1</td>
<td>RXF3</td>
</tr>
</tbody>
</table>

CANINTF.RXnIF bits are mapped to bits 7 and 6.

The extended ID bit is mapped to bit 4. The RTR bit is mapped to bit 3.

* Buffer 0 has higher priority, therefore, RXB0 status is reflected in bits 4:0.
FIGURE 12-10: SPI™ INPUT TIMING

FIGURE 12-11: SPI™ OUTPUT TIMING
13.0 ELECTRICAL CHARACTERISTICS

13.1 Absolute Maximum Ratings †

VDD.............................................................................................................................................................................7.0V
All inputs and outputs w.r.t. Vss....................................................................................................................................-0.6V to VDD +1.0V
Storage temperature ...............................................................................................................................................-65°C to +150°C
Ambient temp. with power applied .........................................................................................................................-65°C to +125°C
Soldering temperature of leads (10 seconds) ............................................................................................................ +300°C

† Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
## TABLE 13-1: DC CHARACTERISTICS

<table>
<thead>
<tr>
<th>DC Characteristics</th>
<th>Industrial (I):</th>
<th>Extended (E):</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TAMB = -40°C to +85°C</td>
<td>VDD = 2.7V to 5.5V</td>
</tr>
<tr>
<td></td>
<td>TAMB = -40°C to +125°C</td>
<td>VDD = 4.5V to 5.5V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Sym</th>
<th>Characteristic</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td></td>
<td>Supply Voltage</td>
<td>2.7</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VRRET</td>
<td></td>
<td>Register Retention Voltage</td>
<td>2.4</td>
<td>—</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td></td>
<td>High-Level Input Voltage</td>
<td>2</td>
<td>VDD + 1</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td></td>
<td>Low-Level Input Voltage</td>
<td>-0.3</td>
<td>0.15 VDD</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td></td>
<td>Low-Level Output Voltage</td>
<td>-0.3</td>
<td>0.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td></td>
<td>Input Leakage Current</td>
<td>-1</td>
<td>+1</td>
<td>µA</td>
<td>CS = RESET = VDD, VIN = VSS to VDD</td>
</tr>
<tr>
<td>VIL</td>
<td></td>
<td>CINT Internal Capacitance (All Inputs and Outputs)</td>
<td>—</td>
<td>7</td>
<td>pF</td>
<td>TAM = 25°C, fC = 1.0 MHz, VDD = 0V (Note 1)</td>
</tr>
<tr>
<td>VIL</td>
<td></td>
<td>IDD Operating Current</td>
<td>—</td>
<td>10</td>
<td>mA</td>
<td>VDD = 5.5V, FOSC = 25 MHz, FCLK = 1 MHz, SO = Open</td>
</tr>
<tr>
<td>VIL</td>
<td></td>
<td>IDDS Standby Current (Sleep mode)</td>
<td>—</td>
<td>5</td>
<td>µA</td>
<td>CS, TnRTS = VDD, Inputs tied to VDD or VSS, -40°C to +85°C</td>
</tr>
</tbody>
</table>
| VIL        |     | —
| VIL        |     | 8  | µA    | CS, TnRTS = VDD, Inputs tied to VDD or VSS, -40°C to +125°C |

Note 1: This parameter is periodically sampled and not 100% tested.
### TABLE 13-2: OSCILLATOR TIMING CHARACTERISTICS

<table>
<thead>
<tr>
<th>Oscillator Timing Characteristics (Note)</th>
<th>Industrial (I): TAMB = -40°C to +85°C VDD = 2.7V to 5.5V</th>
<th>Extended (E): TAMB = -40°C to +125°C VDD = 4.5V to 5.5V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Param. No.</td>
<td>Sym</td>
<td>Characteristic</td>
</tr>
<tr>
<td>-------------</td>
<td>-----</td>
<td>----------------</td>
</tr>
<tr>
<td></td>
<td>Fosc</td>
<td>Clock-In Frequency</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Tosc</td>
<td>Clock-In Period</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Tduty</td>
<td>Duty Cycle (External Clock Input)</td>
</tr>
</tbody>
</table>

Note: This parameter is periodically sampled and not 100% tested.

### TABLE 13-3: CAN INTERFACE AC CHARACTERISTICS

<table>
<thead>
<tr>
<th>CAN Interface AC Characteristics</th>
<th>Industrial (I): TAMB = -40°C to +85°C VDD = 2.7V to 5.5V</th>
<th>Extended (E): TAMB = -40°C to +125°C VDD = 4.5V to 5.5V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Param. No.</td>
<td>Sym</td>
<td>Characteristic</td>
</tr>
<tr>
<td>-------------</td>
<td>-----</td>
<td>----------------</td>
</tr>
<tr>
<td></td>
<td>Twf</td>
<td>Wake-up Noise Filter</td>
</tr>
</tbody>
</table>

### TABLE 13-4: RESET AC CHARACTERISTICS

<table>
<thead>
<tr>
<th>RESET AC Characteristics</th>
<th>Industrial (I): TAMB = -40°C to +85°C VDD = 2.7V to 5.5V</th>
<th>Extended (E): TAMB = -40°C to +125°C VDD = 4.5V to 5.5V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Param. No.</td>
<td>Sym</td>
<td>Characteristic</td>
</tr>
<tr>
<td>-------------</td>
<td>-----</td>
<td>----------------</td>
</tr>
<tr>
<td></td>
<td>trl</td>
<td>RESET Pin Low Time</td>
</tr>
</tbody>
</table>
### TABLE 13-5: CLKOUT PIN AC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Sym</th>
<th>Characteristic</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>thCLKOUT</td>
<td>CLKOUT Pin High Time</td>
<td>15</td>
<td>—</td>
<td>ns</td>
<td>T OSC = 40 ns (Note 1)</td>
</tr>
<tr>
<td></td>
<td>tlCLKOUT</td>
<td>CLKOUT Pin Low Time</td>
<td>15</td>
<td>—</td>
<td>ns</td>
<td>T OSC = 40 ns (Note 1)</td>
</tr>
<tr>
<td></td>
<td>trCLKOUT</td>
<td>CLKOUT Pin Rise Time</td>
<td>—</td>
<td>5</td>
<td>ns</td>
<td>Measured from 0.3 VDD to 0.7 VDD (Note 1)</td>
</tr>
<tr>
<td></td>
<td>tfCLKOUT</td>
<td>CLKOUT Pin Fall Time</td>
<td>—</td>
<td>5</td>
<td>ns</td>
<td>Measured from 0.7 VDD to 0.3 VDD (Note 1)</td>
</tr>
<tr>
<td>15</td>
<td>tsSOF</td>
<td>CLOCKOUT Propagation Delay</td>
<td>—</td>
<td>100</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td>16</td>
<td>tsSOF</td>
<td>Start-Of-Frame High Time</td>
<td>—</td>
<td>2 T OSC</td>
<td>ns</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Start-Of-Frame Propagation Delay</td>
<td>2 T OSC + 0.5 Tq</td>
<td>ns</td>
<td>Measured from CAN bit sample point. Device is a receiver. CNF1.BRP&lt;5:0&gt; = 0 (Note 2)</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** All CLKOUT mode functionality and output frequency is tested at device frequency limits, however, CLKOUT prescaler is set to divide by one. This parameter is periodically sampled and not 100% tested.

**Note 2:** Design guidance only, not tested.

### FIGURE 13-1: START-OF-FRAME PIN AC CHARACTERISTICS

![Figure 13-1: Start-Of-Frame Pin AC Characteristics](image-url)
### TABLE 13-6: SPI™ INTERFACE AC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Sym</th>
<th>Characteristic</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>TcSS</td>
<td>CS Setup Time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>TcSH</td>
<td>CS Hold Time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>TcSD</td>
<td>CS Disable Time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>TsU</td>
<td>Data Setup Time</td>
<td>10</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>ThD</td>
<td>Data Hold Time</td>
<td>10</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Tr</td>
<td>CLK Rise Time</td>
<td>—</td>
<td>2</td>
<td>µs</td>
<td>Note 1</td>
</tr>
<tr>
<td>7</td>
<td>Tf</td>
<td>CLK Fail Time</td>
<td>—</td>
<td>2</td>
<td>µs</td>
<td>Note 1</td>
</tr>
<tr>
<td>8</td>
<td>ThI</td>
<td>Clock High Time</td>
<td>45</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>TLo</td>
<td>Clock Low Time</td>
<td>45</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>TclD</td>
<td>Clock Delay Time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>TclE</td>
<td>Clock Enable Time</td>
<td>50</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Tv</td>
<td>Output Valid from Clock Low</td>
<td>—</td>
<td>45</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>ThO</td>
<td>Output Hold Time</td>
<td>0</td>
<td>—</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>TDIS</td>
<td>Output Disable Time</td>
<td>—</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**Note 1:** This parameter is not 100% tested.
14.0 PACKAGING INFORMATION

14.1 Package Marking Information

Example:

18-Lead PDIP (300 mil)

Example:

18-Lead SOIC (300 mil)

Example:

20-Lead TSSOP (4.4 mm)

Example:

Legend:

XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ‘01’)
NNN Alphanumeric traceability code
\(^{e3}\) Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator \(^{e3}\) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.
### Units

<table>
<thead>
<tr>
<th>Dimension Limits</th>
<th>INCHES*</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>n</td>
<td>18</td>
</tr>
<tr>
<td>Pitch</td>
<td>P</td>
<td>.100</td>
</tr>
<tr>
<td>Top to Seating Plane</td>
<td>A</td>
<td>.140</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
<td>.115</td>
</tr>
<tr>
<td>Base to Seating Plane</td>
<td>A1</td>
<td>.015</td>
</tr>
<tr>
<td>Shoulder to Shoulder Width</td>
<td>E</td>
<td>.300</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
<td>.240</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
<td>.890</td>
</tr>
<tr>
<td>Tip to Seating Plane</td>
<td>L</td>
<td>.125</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
<td>.008</td>
</tr>
<tr>
<td>Upper Lead Width</td>
<td>B1</td>
<td>.045</td>
</tr>
<tr>
<td>Lower Lead Width</td>
<td>B</td>
<td>.014</td>
</tr>
<tr>
<td>Overall Row Spacing</td>
<td>eB</td>
<td>.310</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
<td>5</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
<td>5</td>
</tr>
</tbody>
</table>

*Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-001

Drawing No. C04-007
## 18-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Units</th>
<th>INCHES*</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins</td>
<td>n</td>
<td>18</td>
<td>4.59</td>
</tr>
<tr>
<td>Pitch</td>
<td>p</td>
<td>.050</td>
<td>1.27</td>
</tr>
<tr>
<td>Overall Height</td>
<td>A</td>
<td>.083</td>
<td>2.10</td>
</tr>
<tr>
<td>Molded Package Thickness</td>
<td>A2</td>
<td>.084</td>
<td>2.13</td>
</tr>
<tr>
<td>Standoff §</td>
<td>A1</td>
<td>.004</td>
<td>.010</td>
</tr>
<tr>
<td>Overall Width</td>
<td>E</td>
<td>.394</td>
<td>10.01</td>
</tr>
<tr>
<td>Molded Package Width</td>
<td>E1</td>
<td>.291</td>
<td>7.40</td>
</tr>
<tr>
<td>Overall Length</td>
<td>D</td>
<td>.446</td>
<td>11.33</td>
</tr>
<tr>
<td>Chamfer Distance</td>
<td>h</td>
<td>.010</td>
<td>.026</td>
</tr>
<tr>
<td>Foot Length</td>
<td>L</td>
<td>.016</td>
<td>.041</td>
</tr>
<tr>
<td>Foot Angle</td>
<td>φ</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Lead Thickness</td>
<td>c</td>
<td>.009</td>
<td>.023</td>
</tr>
<tr>
<td>Lead Width</td>
<td>B</td>
<td>.014</td>
<td>.036</td>
</tr>
<tr>
<td>Mold Draft Angle Top</td>
<td>α</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Mold Draft Angle Bottom</td>
<td>β</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

* Controlling Parameter
§ Significant Characteristic

**Notes:**
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
- JEDEC Equivalent: MS-013
- Drawing No. C04-051
20-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)

<table>
<thead>
<tr>
<th>Dimension Limits</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Pins n</td>
<td>20</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pitch P</td>
<td>.026</td>
<td>.026</td>
<td>.026</td>
<td>.05</td>
<td>.05</td>
<td>.10</td>
</tr>
<tr>
<td>Overall Height A</td>
<td></td>
<td>.043</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Molded Package Thickness A2</td>
<td>.033</td>
<td>.035</td>
<td>.037</td>
<td>.85</td>
<td>.90</td>
<td>.95</td>
</tr>
<tr>
<td>Standoff A1</td>
<td>.002</td>
<td>.004</td>
<td>.006</td>
<td>.05</td>
<td>.10</td>
<td>.15</td>
</tr>
<tr>
<td>Overall Width E</td>
<td>.246</td>
<td>.251</td>
<td>.256</td>
<td>6.25</td>
<td>6.38</td>
<td>6.50</td>
</tr>
<tr>
<td>Molded Package Width E1</td>
<td>.169</td>
<td>.173</td>
<td>.177</td>
<td>4.30</td>
<td>4.44</td>
<td>4.50</td>
</tr>
<tr>
<td>Molded Package Length D</td>
<td>.252</td>
<td>.256</td>
<td>.260</td>
<td>6.40</td>
<td>6.50</td>
<td>6.60</td>
</tr>
<tr>
<td>Foot Length L</td>
<td>.020</td>
<td>.024</td>
<td>.028</td>
<td>.50</td>
<td>.60</td>
<td>.70</td>
</tr>
<tr>
<td>Foot Angle φ</td>
<td>4</td>
<td></td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Thickness c</td>
<td>.006</td>
<td>.008</td>
<td>.008</td>
<td>.09</td>
<td>.15</td>
<td>.20</td>
</tr>
<tr>
<td>Lead Width B</td>
<td>.007</td>
<td>.010</td>
<td>.012</td>
<td>.19</td>
<td>.25</td>
<td>.30</td>
</tr>
<tr>
<td>Mold Draft Angle Top α</td>
<td>0</td>
<td>5</td>
<td>10</td>
<td>5</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Mold Draft Angle Bottom β</td>
<td>0</td>
<td>5</td>
<td>10</td>
<td>5</td>
<td>10</td>
<td></td>
</tr>
</tbody>
</table>

* Controlling Parameter
§ Significant Characteristic

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.
JEDEC Equivalent: MO-153
Drawing No. C04-088
APPENDIX A:  REVISION HISTORY

Revision D (April 2005)
The following is the list of modifications:
1. Section 8.0. Added Table 8-1 and Table 8-2. Added note box following tables.
2. Section 11.0, Table 11-1. Changed address bits in column heading.
3. Modified Section 14.0 Packaging Information to reflect pb free device markings.
4. Appendix A Revision History: Rearranged order of importance.

Revision C (November 2004)
The following is the list of modifications:
1. New section 9.0 added.
2. Section 12, Heading 12.1: added notebox. Heading 12.6: Changed verbiage within paragraph.
3. Added Appendix A: Revision History.

Revision B (September 2003)
The following is the list of modifications:
1. Front page bullet: Standby current (typical) (Sleep Mode) changed from 10 µA to 1 µA
2. Section 8.2 CLKOUT Pin: Added notebox for maximum frequency on CLKOUT.
3. Section 12.0, Table 12-1:
   - Changed supply voltage minimum to 2.7V.
   - Internal Capacitance: Changed Vdd condition to 0V.
   - Standby Current (Sleep mode): Split specification into -40°C to +85°C and -40°C to +125°C.

Revision A (May 2003)
• Original Release of this Document.
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>Device</th>
<th>Temperature Range</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MCP2515: CAN Controller w/ SPI™ Interface</td>
<td>I = -40°C to +85°C (Industrial)</td>
<td>P = Plastic DIP (300 mil Body), 18-Lead</td>
</tr>
<tr>
<td></td>
<td>MCP2515T: CAN Controller w/ SPI Interface (Tape and Reel)</td>
<td>E = -40°C to +125°C (Extended)</td>
<td>SO = Plastic SOIC (300 mil Body), 18-Lead</td>
</tr>
<tr>
<td>X</td>
<td>/XX</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Examples:

a) MCP2515-E/P: Extended Temperature, 18LD PDIP package.
b) MCP2515-I/P: Industrial Temperature, 18LD PDIP package.
c) MCP2515-E/SO: Extended Temperature, 18LD SOIC package.
d) MCP2515-I/SO: Industrial Temperature, 18LD SOIC package.
e) MCP2515T-I/SO: Tape and Reel, Industrial Temperature, 18LD SOIC package.
f) MCP2515-I/ST: Industrial Temperature, 20LD TSSOP package.
g) MCP2515T-I/ST: Tape and Reel, Industrial Temperature, 20LD TSSOP package.
Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
## WORLDWIDE SALES AND SERVICE

### AMERICAS
- **Corporate Office**
  - Address: 2355 West Chandler Blvd, Chandler, AZ 85224-6199
  - Tel: 480-792-7200
  - Fax: 480-792-7277
- **Technical Support**
  - Web Address: http://support.microchip.com
  - Email: www.microchip.com

### ASIA/PACIFIC
- **Australia - Sydney**
  - Tel: 61-2-9668-6733
  - Fax: 61-2-9668-6755
- **China - Beijing**
  - Tel: 86-10-8528-2100
  - Fax: 86-10-8528-2104
- **China - Chengdu**
  - Tel: 86-28-8676-6200
  - Fax: 86-28-8676-6599
- **China - Fuzhou**
  - Tel: 86-591-8750-3506
  - Fax: 86-591-8750-3521
- **China - Hong Kong SAR**
  - Tel: 852-2401-1200
  - Fax: 852-2401-3431
- **China - Shanghai**
  - Tel: 86-21-5407-5533
  - Fax: 86-21-5407-5066
- **China - Shenyang**
  - Tel: 86-24-2334-2829
  - Fax: 86-24-2334-2393
- **China - Shenzhen**
  - Tel: 86-755-8203-2660
  - Fax: 86-755-8203-1760
- **China - Shunde**
  - Tel: 86-757-2839-5507
  - Fax: 86-757-2839-5571
- **China - Qingdao**
  - Tel: 86-532-502-7355
  - Fax: 86-532-502-7205

### ASIA/PACIFIC
- **India - Bangalore**
  - Tel: 91-80-2229-0061
  - Fax: 91-80-2229-0062
- **India - New Delhi**
  - Tel: 91-11-5160-8631
  - Fax: 91-11-5160-8632
- **Japan - Kanagawa**
  - Tel: 81-45-471-6166
  - Fax: 81-45-471-6122
- **Korea - Seoul**
  - Tel: 82-2-554-7200
  - Fax: 82-2-558-5932 or 82-2-558-5934
- **Singapore**
  - Tel: 65-6334-8870
  - Fax: 65-6334-8850
- **Taiwan - Kaohsiung**
  - Tel: 886-7-536-4818
  - Fax: 886-7-536-4803
- **Taiwan - Taipei**
  - Tel: 886-2-2500-6610
  - Fax: 886-2-2508-0102
- **Taiwan - Hsinchu**
  - Tel: 886-3-572-9526
  - Fax: 886-3-572-6459

### ASIA/PACIFIC
- **China - Shanghai**
  - Tel: 86-21-5407-5533
  - Fax: 86-21-5407-5066
- **China - Shenyang**
  - Tel: 86-24-2334-2829
  - Fax: 86-24-2334-2393
- **China - Shenzhen**
  - Tel: 86-755-8203-2660
  - Fax: 86-755-8203-1760
- **China - Shunde**
  - Tel: 86-757-2839-5507
  - Fax: 86-757-2839-5571
- **China - Qingdao**
  - Tel: 86-532-502-7355
  - Fax: 86-532-502-7205

### EUROPE
- **Austria - Weis**
  - Tel: 43-7242-2244-399
  - Fax: 43-7242-2244-393
- **Denmark - Ballerup**
  - Tel: 45-4450-2828
  - Fax: 45-4485-2829
- **France - Massy**
  - Tel: 33-1-69-53-63-20
  - Fax: 33-1-69-30-90-79
- **Germany - Ismaning**
  - Tel: 49-89-627-144-0
  - Fax: 49-89-627-144-44
- **Italy - Milan**
  - Tel: 39-0331-742611
  - Fax: 39-0331-466781
- **Netherlands - Drunen**
  - Tel: 31-416-690399
  - Fax: 31-416-690340
- **England - Berkshire**
  - Tel: 44-118-921-5869
  - Fax: 44-118-921-5820

**03/01/05**