

REF Schematic for RK3576

Main Functions Introduction

- 1) PMIC: 1 x RK806S-5 + DiscretePower
- 2) RAM: 1 x LPDDR4X 32bit
Option: 1 x LPDDR4 32bit
Option: 1 x LPDDR5 32bit
- 3) ROM: 1 x eMMC5.1 + 1 x UFS
Option: 1 x SPI Flash(FSPI0)
- 4) Support: 1 x Micro SD Card3.0
Option: 1 x SPI Flash(FSPI1)
- 5) Support: 1 x USB TYPEC with Displayport Alt Mode
Option: 1 x USB2.0
Option: 1 x USB3.2 Gen1x1 HOST
- 6) Support: 3 x USB2.0 HOST(USB2.0 HUB) + 1 x USB3.2 Gen1x1 HOST(USB2.0 from HUB)
Option: 1 x USB3.2 Gen1x1 HOST
- 7) Support: 1 x a/b/g/n/ac/ax 2T2R SDIO WIFI6 + UART/PCM BT
Option: 1 x a/b/g/n/ac/ax 2T2R PCIe WIFI6 + UART/PCM BT
Option: 1 x a/b/g/n/ac/ax 2T2R SDIO WIFI + UART/PCM BT
Option: 1 x a/b/g/n/ac 1T1R SDIO WIFI + UART/PCM BT
- 8) Support: 1 x PCIe Slot_36P
Option: 1 x a/b/g/n/ac/ax 2T2R PCIe WIFI6 + UART/PCM BT
Option: 1 x MiniPCIe Slot_with 4G
Option: 1 x SATA Slot
- 9) Support: 3 x CAM MIPI CSI RX
Option: 1 x 4Lanes MIPI DPHY RX Camera + 1 x HDMI RX to MIPI CSI
- 10) Support: 1 x LCM MIPI DSI TX
Option: 1 x MIPI to LVDS
- 11) Support: 1 x HDMI2.1 TX (Up to 4Kx2K@120Hz)
Option: 1 x LCM eDP TX
- 12) Support: 2 x 10/100/1000M Ethernet
Option: 1 x 10/100M Ethernet + 1 x 10/100/1000M Ethernet
- 13) Support: 1 x Headphone + 2 x SPK + 1 x Analog MIC
Option: 4 x PDM-DMIC
- 14) Support: 1 x SPDIF TX + 1 x SPDIF RX
- 15) Support: 1 x IR Receiver
- 16) Support: 1 x G-Sensor
- 17) Support: Array Key(MENU,VOL+,VOL-,ESC)
- 18) Support: 7 x SARADC + 1 x SARADC only for boot
- 19) Support: 1 x Debug UART Connector

Note:

The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic.
If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

		https://www.seeedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A3	Document Number: 01.Cover Page	Rev: V1.0	
Date: Friday, December 12, 2025			Sheet: 1 of 38

Table of Content

Page 1	01.Cover Page	Default
Page 2	02.Index and Notes	Default
Page 3	03.Revision History	Default
Page 4	04.Block Diagram	Default
Page 5	05.Power Tree	Default
Page 6	06.Power Sequence and Map	Default
Page 7	07.Lower-Speed Bus Map	Default
Page 8	08.RK3576-Power/GND	Default
Page 9	09.RK3576-OSC/PLL/PMUIO/SARADC	Default
Page 10	10.RK3576-DDR PHY	Default
Page 11	11.RK3576-eMMC/UFS/SD	Default
Page 12	12.RK3576-TypeC/USB	Default
Page 13	13.RK3576-MIPI DSI/CSI	Default
Page 14	14.RK3576-HDMI/eDP	Default
Page 15	15.RK3576-PCIe/SATA/USB3	Default
Page 16	16.RK3576-GPIO VCCIO2/3/6	Default
Page 17	17.RK3576-GPIO VCCIO4/5	Default
Page 18	18.Power-DC IN	Default
Page 19	19.Power-PMIC RK806S-5	Default
Page 20	20.Power-Ext Discrete/RTC IC	Default
Page 21	21.USB0-Type C Port With DP Alt	Default
Page 22	22.USB1-USB20_HUB+USB3.0 HOST	Default
Page 23	23.DRAM-LPDDR5_1X32bit_315P	Default
Page 24	24.Flash-MicroSD Card	Default
Page 25	25.Flash-SPI Flash&EEPROM	Default
Page 26	26.M.2 KEY M(NVME)	Default
Page 27	27.CAM MIPI DPHY CSI0&CSI1 RX	Default
Page 28	28.VO-HDMI TX	Default
Page 29	29.WIFI/BT-SDIO+UART_1T1R	Default
Page 30	30.RGMII0 Gigabit Ethernet	Default
Page 31	31.RGMII1 Gigabit Ethernet	Default
Page 32	32.RJ45*2	Default
Page 33	33.Audio-CODEC(ES8311)	Default
Page 34	34.Key-PowerON/Reset/V+/V-/etc	Default
Page 35	35.IIC TO IO/40PIN-CM5	Default
Page 36	36.HW_ID	Default
Page 37	37.LED&FAN	Default
Page 38	38.Minor PICe	Default

Notes

NOTE 1:
Component parameter description
 1. NC stands for component not mounted temporarily
 2. If Value or option is NC, which means the area is reserved without being mounted

NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Generate Bill of Materials

Header:

Item\tQuantity\tReference\tASSY\tValue\tPCB Footprint\tPN\tPart Type\tManufacturer\tManufacturer Part Number\tDescription\tStatus

Combined property string:


{Item}\t{Quantity}\t{Reference}\t{ASSY}\t{Value}\t{PCB Footprint}\t{PN}\t{Part Type}\t{Manufacturer}\t{Manufacturer Part Number}\t{Description}\t{Status}

Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2025-10-31		1. First version;	






RK3576 Ref Block Diagram(Typical Application Case)

Other IC







Default Power Tree

Note: Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals' power supply and the SOC's GPIO power supply simultaneously.




Note: With PCIe/SATA, the current is estimated according to the actual number of PCIe/SATA



Note: The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic. If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re-evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VDD_LOGIC_MEM_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VCC_1V8_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA_HDMI_S0	Slot:2	0.75V	ON	0.8375V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETh								
VCC5V0_SYS_S5	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5A	0.9V	ON	0.9V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:
 S5: Keep power on during power down
 S3: Keep power on during sleeping
 S0: Power off during sleeping

Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO0	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCIO1	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO5	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO6	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO7	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V

IO Type	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V


seeed studio

<https://www.seeedstudio.com>

Title: RK3576_AIOT_REF_SCH


I2C MAP

RK3576




UART MAP

RK3576



Audio MAP

RK3576




Note:

Unselected IOMUX path
 IOMUX path in use

At the same time, only one path can be selected.

RK3576-E (PMUIO0/1)

Note:
Adjust CL1 and CL2 according to the crystal specification
The the load capacitance CL is recommended by the
crystal vendors to obtain target clock frequency.
CL=(CL1+CL2)/(CL1+CL2+3) * PCB strays. Total CL<=12pF




Note:
When the following functions are required,
OSC_AVDD1V8 must remain powered.
1. FMU MCU is required;
2. USB wake-up function;
3. IR wake-up function.

OSC	PMUIO0 Domain	PLL	PMUIO1 Domain
Operating Voltage=1.8V	Operating Voltage=1.8V/3.3V	Operating Voltage=1.8V/3.3V	Operating Voltage=1.8V/3.3V
OSC_XOUT U29	TSADC_CTRL_ORG	PMU1_CH0_M0	UART4_TX_M2
OSC_XIN U28	TSADC_CTRL_M0	PMU1_CH1_M0	I2C1_SCL_M1
OSC_AVDD1V8 2J10	TSADC_CTRL_M1	PMU1_CH2_M0	I2C1_SDA_M1
	TSADC_CTRL_M2	PMU1_CH3_M0	I2C2_SCL_M0
	TSADC_CTRL_M3	PMU1_CH4_M0	I2C2_SDA_M0
	TSADC_CTRL_M4	PMU1_CH5_M0	I2C3_SCL_M0
	TSADC_CTRL_M5	PMU1_CH6_M0	I2C3_SDA_M0
	TSADC_CTRL_M6	PMU1_CH7_M0	I2C4_SCL_M0
	TSADC_CTRL_M7	PMU1_CH8_M0	I2C4_SDA_M0
	TSADC_CTRL_M8	PMU1_CH9_M0	I2C5_SCL_M0
	TSADC_CTRL_M9	PMU1_CH10_M0	I2C5_SDA_M0
	TSADC_CTRL_M10	PMU1_CH11_M0	I2C6_SCL_M0
	TSADC_CTRL_M11	PMU1_CH12_M0	I2C6_SDA_M0
	TSADC_CTRL_M12	PMU1_CH13_M0	I2C7_SCL_M0
	TSADC_CTRL_M13	PMU1_CH14_M0	I2C7_SDA_M0
	TSADC_CTRL_M14	PMU1_CH15_M0	I2C8_SCL_M0
	TSADC_CTRL_M15	PMU1_CH16_M0	I2C8_SDA_M0
	TSADC_CTRL_M16	PMU1_CH17_M0	I2C9_SCL_M0
	TSADC_CTRL_M17	PMU1_CH18_M0	I2C9_SDA_M0
	TSADC_CTRL_M18	PMU1_CH19_M0	I2C10_SCL_M0
	TSADC_CTRL_M19	PMU1_CH20_M0	I2C10_SDA_M0
	TSADC_CTRL_M20	PMU1_CH21_M0	I2C11_SCL_M0
	TSADC_CTRL_M21	PMU1_CH22_M0	I2C11_SDA_M0
	TSADC_CTRL_M22	PMU1_CH23_M0	I2C12_SCL_M0
	TSADC_CTRL_M23	PMU1_CH24_M0	I2C12_SDA_M0
	TSADC_CTRL_M24	PMU1_CH25_M0	I2C13_SCL_M0
	TSADC_CTRL_M25	PMU1_CH26_M0	I2C13_SDA_M0
	TSADC_CTRL_M26	PMU1_CH27_M0	I2C14_SCL_M0
	TSADC_CTRL_M27	PMU1_CH28_M0	I2C14_SDA_M0
	TSADC_CTRL_M28	PMU1_CH29_M0	I2C15_SCL_M0
	TSADC_CTRL_M29	PMU1_CH30_M0	I2C15_SDA_M0
	TSADC_CTRL_M30	PMU1_CH31_M0	I2C16_SCL_M0
	TSADC_CTRL_M31	PMU1_CH32_M0	I2C16_SDA_M0
	TSADC_CTRL_M32	PMU1_CH33_M0	I2C17_SCL_M0
	TSADC_CTRL_M33	PMU1_CH34_M0	I2C17_SDA_M0
	TSADC_CTRL_M34	PMU1_CH35_M0	I2C18_SCL_M0
	TSADC_CTRL_M35	PMU1_CH36_M0	I2C18_SDA_M0
	TSADC_CTRL_M36	PMU1_CH37_M0	I2C19_SCL_M0
	TSADC_CTRL_M37	PMU1_CH38_M0	I2C19_SDA_M0
	TSADC_CTRL_M38	PMU1_CH39_M0	I2C20_SCL_M0
	TSADC_CTRL_M39	PMU1_CH40_M0	I2C20_SDA_M0
	TSADC_CTRL_M40	PMU1_CH41_M0	I2C21_SCL_M0
	TSADC_CTRL_M41	PMU1_CH42_M0	I2C21_SDA_M0
	TSADC_CTRL_M42	PMU1_CH43_M0	I2C22_SCL_M0
	TSADC_CTRL_M43	PMU1_CH44_M0	I2C22_SDA_M0
	TSADC_CTRL_M44	PMU1_CH45_M0	I2C23_SCL_M0
	TSADC_CTRL_M45	PMU1_CH46_M0	I2C23_SDA_M0
	TSADC_CTRL_M46	PMU1_CH47_M0	I2C24_SCL_M0
	TSADC_CTRL_M47	PMU1_CH48_M0	I2C24_SDA_M0
	TSADC_CTRL_M48	PMU1_CH49_M0	I2C25_SCL_M0
	TSADC_CTRL_M49	PMU1_CH50_M0	I2C25_SDA_M0
	TSADC_CTRL_M50	PMU1_CH51_M0	I2C26_SCL_M0
	TSADC_CTRL_M51	PMU1_CH52_M0	I2C26_SDA_M0
	TSADC_CTRL_M52	PMU1_CH53_M0	I2C27_SCL_M0
	TSADC_CTRL_M53	PMU1_CH54_M0	I2C27_SDA_M0
	TSADC_CTRL_M54	PMU1_CH55_M0	I2C28_SCL_M0
	TSADC_CTRL_M55	PMU1_CH56_M0	I2C28_SDA_M0
	TSADC_CTRL_M56	PMU1_CH57_M0	I2C29_SCL_M0
	TSADC_CTRL_M57	PMU1_CH58_M0	I2C29_SDA_M0
	TSADC_CTRL_M58	PMU1_CH59_M0	I2C30_SCL_M0
	TSADC_CTRL_M59	PMU1_CH60_M0	I2C30_SDA_M0
	TSADC_CTRL_M60	PMU1_CH61_M0	I2C31_SCL_M0
	TSADC_CTRL_M61	PMU1_CH62_M0	I2C31_SDA_M0
	TSADC_CTRL_M62	PMU1_CH63_M0	I2C32_SCL_M0
	TSADC_CTRL_M63	PMU1_CH64_M0	I2C32_SDA_M0
	TSADC_CTRL_M64	PMU1_CH65_M0	I2C33_SCL_M0
	TSADC_CTRL_M65	PMU1_CH66_M0	I2C33_SDA_M0
	TSADC_CTRL_M66	PMU1_CH67_M0	I2C34_SCL_M0
	TSADC_CTRL_M67	PMU1_CH68_M0	I2C34_SDA_M0
	TSADC_CTRL_M68	PMU1_CH69_M0	I2C35_SCL_M0
	TSADC_CTRL_M69	PMU1_CH70_M0	I2C35_SDA_M0
	TSADC_CTRL_M70	PMU1_CH71_M0	I2C36_SCL_M0
	TSADC_CTRL_M71	PMU1_CH72_M0	I2C36_SDA_M0
	TSADC_CTRL_M72	PMU1_CH73_M0	I2C37_SCL_M0
	TSADC_CTRL_M73	PMU1_CH74_M0	I2C37_SDA_M0
	TSADC_CTRL_M74	PMU1_CH75_M0	I2C38_SCL_M0
	TSADC_CTRL_M75	PMU1_CH76_M0	I2C38_SDA_M0
	TSADC_CTRL_M76	PMU1_CH77_M0	I2C39_SCL_M0
	TSADC_CTRL_M77	PMU1_CH78_M0	I2C39_SDA_M0
	TSADC_CTRL_M78	PMU1_CH79_M0	I2C40_SCL_M0
	TSADC_CTRL_M79	PMU1_CH80_M0	I2C40_SDA_M0
	TSADC_CTRL_M80	PMU1_CH81_M0	I2C41_SCL_M0
	TSADC_CTRL_M81	PMU1_CH82_M0	I2C41_SDA_M0
	TSADC_CTRL_M82	PMU1_CH83_M0	I2C42_SCL_M0
	TSADC_CTRL_M83	PMU1_CH84_M0	I2C42_SDA_M0
	TSADC_CTRL_M84	PMU1_CH85_M0	I2C43_SCL_M0
	TSADC_CTRL_M85	PMU1_CH86_M0	I2C43_SDA_M0
	TSADC_CTRL_M86	PMU1_CH87_M0	I2C44_SCL_M0
	TSADC_CTRL_M87	PMU1_CH88_M0	I2C44_SDA_M0
	TSADC_CTRL_M88	PMU1_CH89_M0	I2C45_SCL_M0
	TSADC_CTRL_M89	PMU1_CH90_M0	I2C45_SDA_M0
	TSADC_CTRL_M90	PMU1_CH91_M0	I2C46_SCL_M0
	TSADC_CTRL_M91	PMU1_CH92_M0	I2C46_SDA_M0
	TSADC_CTRL_M92	PMU1_CH93_M0	I2C47_SCL_M0
	TSADC_CTRL_M93	PMU1_CH94_M0	I2C47_SDA_M0
	TSADC_CTRL_M94	PMU1_CH95_M0	I2C48_SCL_M0
	TSADC_CTRL_M95	PMU1_CH96_M0	I2C48_SDA_M0
	TSADC_CTRL_M96	PMU1_CH97_M0	I2C49_SCL_M0
	TSADC_CTRL_M97	PMU1_CH98_M0	I2C49_SDA_M0
	TSADC_CTRL_M98	PMU1_CH99_M0	I2C50_SCL_M0
	TSADC_CTRL_M99	PMU1_CH100_M0	I2C50_SDA_M0
	TSADC_CTRL_M100	PMU1_CH101_M0	I2C51_SCL_M0
	TSADC_CTRL_M101	PMU1_CH102_M0	I2C51_SDA_M0
	TSADC_CTRL_M102	PMU1_CH103_M0	I2C52_SCL_M0
	TSADC_CTRL_M103	PMU1_CH104_M0	I2C52_SDA_M0
	TSADC_CTRL_M104	PMU1_CH105_M0	I2C53_SCL_M0
	TSADC_CTRL_M105	PMU1_CH106_M0	I2C53_SDA_M0
	TSADC_CTRL_M106	PMU1_CH107_M0	I2C54_SCL_M0
	TSADC_CTRL_M107	PMU1_CH108_M0	I2C54_SDA_M0
	TSADC_CTRL_M108	PMU1_CH109_M0	I2C55_SCL_M0
	TSADC_CTRL_M109	PMU1_CH110_M0	I2C55_SDA_M0
	TSADC_CTRL_M110	PMU1_CH111_M0	I2C56_SCL_M0
	TSADC_CTRL_M111	PMU1_CH112_M0	I2C56_SDA_M0
	TSADC_CTRL_M112	PMU1_CH113_M0	I2C57_SCL_M0
	TSADC_CTRL_M113	PMU1_CH114_M0	I2C57_SDA_M0
	TSADC_CTRL_M114	PMU1_CH115_M0	I2C58_SCL_M0
	TSADC_CTRL_M115	PMU1_CH116_M0	I2C58_SDA_M0
	TSADC_CTRL_M116	PMU1_CH117_M0	I2C59_SCL_M0
	TSADC_CTRL_M117	PMU1_CH118_M0	I2C59_SDA_M0
	TSADC_CTRL_M118	PMU1_CH119_M0	I2C60_SCL_M0
	TSADC_CTRL_M119	PMU1_CH120_M0	I2C60_SDA_M0
	TSADC_CTRL_M120	PMU1_CH121_M0	I2C61_SCL_M0
	TSADC_CTRL_M121	PMU1_CH122_M0	I2C61_SDA_M0
	TSADC_CTRL_M122	PMU1_CH123_M0	I2C62_SCL_M0
	TSADC_CTRL_M123	PMU1_CH124_M0	I2C62_SDA_M0
	TSADC_CTRL_M124	PMU1_CH125_M0	I2C63_SCL_M0
	TSADC_CTRL_M125	PMU1_CH126_M0	I2C63_SDA_M0
	TSADC_CTRL_M126	PMU1_CH127_M0	I2C64_SCL_M0
	TSADC_CTRL_M127	PMU1_CH128_M0	I2C64_SDA_M0
	TSADC_CTRL_M128	PMU1_CH129_M0	I2C65_SCL_M0
	TSADC_CTRL_M129	PMU1_CH130_M0	I2C65_SDA_M0
	TSADC_CTRL_M130	PMU1_CH131_M0	I2C66_SCL_M0
	TSADC_CTRL_M131	PMU1_CH132_M0	I2C66_SDA_M0
	TSADC_CTRL_M132	PMU1_CH133_M0	I2C67_SCL_M0
	TSADC_CTRL_M133	PMU1_CH134_M0	I2C67_SDA_M0
	TSADC_CTRL_M134	PMU1_CH135_M0	I2C68_SCL_M0
	TSADC_CTRL_M135	PMU1_CH136_M0	I2C68_SDA_M0
	TSADC_CTRL_M136	PMU1_CH137_M0	I2C69_SCL_M0
	TSADC_CTRL_M137	PMU1_CH138_M0	I2C69_SDA_M0
	TSADC_CTRL_M138	PMU1_CH139_M0	I2C70_SCL_M0
	TSADC_CTRL_M139	PMU1_CH140_M0	I2C70_SDA_M0
	TSADC_CTRL_M140	PMU1_CH141_M0	I2C71_SCL_M0
	TSADC_CTRL_M141	PMU1_CH142_M0	I2C71_SDA_M0
	TSADC_CTRL_M142	PMU1_CH143_M0	I2C72_SCL_M0
	TSADC_CTRL_M143	PMU1_CH144_M0	I2C72_SDA_M0
	TSADC_CTRL_M144	PMU1_CH145_M0	I2C73_SCL_M0
	TSADC_CTRL_M145	PMU1_CH146_M0	I2C73_SDA_M0
	TSADC_CTRL_M146	PMU1_CH147_M0	I2C74_SCL_M0
	TSADC_CTRL_M147	PMU1_CH148_M0	I2C74_SDA_M0
	TSADC_CTRL_M148	PMU1_CH149_M0	I2C75_SCL_M0
	TSADC_CTRL_M149	PMU1_CH150_M0	I2C75_SDA_M0
	TSADC_CTRL_M150	PMU1_CH151_M0	I2C76_SCL_M0
	TSADC_CTRL_M151	PMU1_CH152_M0	I2C76_SDA_M0
	TSADC_CTRL_M152	PMU1_CH153_M0	I2C77_SCL_M0
	TSADC_CTRL_M153	PMU1_CH154_M0	I2C77_SDA_M0
	TSADC_CTRL_M154	PMU1_CH155_M0	I2C78_SCL_M0
	TSADC_CTRL_M155	PMU1_CH156_M0	I2C78_SDA_M0
	TSADC_CTRL_M156	PMU1_CH157_M0	I2C79_SCL_M0
	TSADC_CTRL_M157	PMU1_CH158_M0	I2C79_SDA_M0
	TSADC_CTRL_M158	PMU1_CH159_M0	I2C80_SCL_M0
	TSADC_CTRL_M159	PMU1_CH160_M0	I2C80_SDA_M0
	TSADC_CTRL_M160	PMU1_CH161_M0	I2C81_SCL_M0
	TSADC_CTRL_M161	PMU1_CH162_M0	I2C81_SDA_M0
	TSADC_CTRL_M162	PMU1_CH163_M0	I2C82_SCL_M0
	TSADC_CTRL_M163	PMU1_CH164_M0	I2C82_SDA_M0
	TSADC_CTRL_M164	PMU1_CH165_M0	I2C83_SCL_M0
	TSADC_CTRL_M165	PMU1_CH166_M0	I2C83_SDA_M0
	TSADC_CTRL_M166	PMU1_CH167_M0	I2C84_SCL_M0
	TSADC_CTRL_M167	PMU1_CH168_M0	I2C84_SDA_M0
	TSADC_CTRL_M168	PMU1_CH169_M0	I2C85_SCL_M0
	TSADC_CTRL_M169	PMU1_CH170_M0	I2C85_SDA_M0
	TSADC_CTRL_M170	PMU1_CH171_M0	I2C86_SCL_M0
	TSADC_CTRL_M171	PMU1_CH172_M0	I2C86_SDA_M0
	TSADC_CTRL_M172	PMU1_CH173_M0	I2C87_SCL_M0
	TSADC_CTRL_M173	PMU1_CH174_M0	I2C87_SDA_M0
	TSADC_CTRL_M174	PMU1_CH175_M0	I2C88_SCL_M0
	TSADC_CTRL_M175	PMU1_CH176_M0	I2C88_SDA_M0
	TSADC_CTRL_M176	PMU1_CH177_M0	I2C89_SCL_M0
	TSADC_CTRL_M177	PMU1_CH178_M0	I2C89_SDA_M0
	TSADC_CTRL_M178	PMU1_CH179_M0	I2C90_SCL_M0
	TSADC_CTRL_M179	PMU1_CH180_M0	I2C90_SDA_M0
	TSADC_CTRL_M180	PMU1_CH181_M0	I2C91_SCL_M0
	TSADC_CTRL_M181	PMU1_CH182_M0	I2C91_SDA_M0
	TSADC_CTRL_M182	PMU1_CH183_M0	I2C92_SCL_M0
	TSADC_CTRL_M183	PMU1_CH184_M0	I2C92_SDA_M0
	TSADC_CTRL_M184	PMU1_CH185_M0	I2C93_SCL_M0
	TSADC_CTRL_M185	PMU1_CH186_M0	I2C93_SDA_M0
	TSADC_CTRL_M186	PMU1_CH187_M0	I2C94_SCL_M0
	TSADC_CTRL_M187	PMU1_CH188_M0	I2C94_SDA_M0
	TSADC_CTRL_M188	PMU1_CH189_M0	I2C95_SCL_M0
	TSADC_CTRL_M189	PMU1_CH190_M0	I2C95_SDA_M0
	TSADC_CTRL_M190	PMU1_CH191_M0	I2C96_SCL_M0
	TSADC_CTRL_M191	PMU1_CH192_M0	I2C96_SDA_M0
	TSADC_CTRL_M192	PMU1_CH193_M0	I2C97_SCL_M0
	TSADC_CTRL_M193	PMU1_CH194_M0	I2C97_SDA_M0
	TSADC_CTRL_M194	PMU1_CH195_M0	I2C98_SCL_M0
	TSADC_CTRL_M195	PMU1_CH196_M0	I2C98_SDA_M0
	TSADC_CTRL_M196	PMU1_CH197_M0	I2C99_SCL_M0
	TSADC_CTRL_M197	PMU1_CH198_M0	I2C99_SDA_M0
	TSADC_CTRL_M198	PMU1_CH199_M0	I2C100_SCL_M0
	TSADC_CTRL_M199	PMU1_CH200_M0	I2C100_SDA_M0
	TSADC_CTRL_M200	PMU1_CH201_M0	I2C101_SCL_M0
	TSADC_CTRL_M201	PMU1_CH202_M0	I2C101_SDA_M0
	TSADC_CTRL_M202	PMU1_CH203_M0	I2C102_SCL_M0
	TSADC_CTRL_M203	PMU1_CH204_M0	I2C102_SDA_M0
	TSADC_CTRL_M204	PMU1_CH205_M0	I2C103_SCL_M0
	TSADC_CTRL_M205	PMU1_CH206_M0	I2C103_SDA_M0
	TSADC_CTRL_M206	PMU1_CH207_M0	I2C104_SCL_M0
	TSADC_CTRL_M207	PMU1_CH208_M0	I2C104_SDA_M0
	TSADC_CTRL_M208	PMU1_CH209_M0	I2C105_SCL_M0
	TSADC_CTRL_M209	PMU1_CH210_M0	I2C105_SDA_M0
	TSADC_CTRL_M210	PMU1_CH211_M0	I2C106_SCL_M0
	TSADC_CTRL_M211	PMU1_CH212_M0	I2C106_SDA_M0
	TSADC_CTRL_M212	PMU1_CH213_M0	I2C107_SCL_M0
	TSADC_CTRL_M213	PMU1_CH214_M0	I2C107_SDA_M0
	TSADC_CTRL_M214	PMU1_CH215_M0	I2C108_SCL_M0
	TSADC_CTRL_M215	PMU1_CH216_M0	I2C108_SDA_M0
	TSADC_CTRL_M216	PMU1_CH217_M0	I2C109_SCL_M0
	TSADC_CTRL_M217	PMU1_CH218_M0	I2C109_SDA_M0
	TSADC_CTRL_M218	PMU1_CH219_M0	I2C110_SCL_M0
	TSADC_CTRL_M219	PMU1_CH220_M0	I2C110_SDA_M0
	TSADC_CTRL_M220	PMU1_CH221_M0	I2C111_SCL_M0
	TSADC_CTRL_M221	PMU1_CH222_M0	I2C111_SDA_M0
	TSADC_CTRL_M222	PMU1_CH223_M0	I2C112_SCL_M0
	TSADC_CTRL_M223	PMU1_CH224_M0	I2C112_S

RK3576_A (DDRPHY)

LPDDR4		LPDDR4X		LPDDR5		LPDDR4		LPDDR4X		LPDDR5		
DDR DQ0 A	W1	LP4_DQ0_A	LP4X_DQ0_A	LP5_DQ0_A		LP4_DQ0_B	LP4X_DQ0_B	LP5_DQ0_B		LP4_DQ0_C	LP4X_DQ0_C	LP5_DQ0_C
DDR DQ1 A	1P1	LP4_DQ1_A	LP4X_DQ1_A	LP5_DQ1_A		LP4_DQ1_B	LP4X_DQ1_B	LP5_DQ1_B		LP4_DQ1_C	LP4X_DQ1_C	LP5_DQ1_C
DDR DQ2 A	1P1	LP4_DQ2_A	LP4X_DQ2_A	LP5_DQ2_A		LP4_DQ2_B	LP4X_DQ2_B	LP5_DQ2_B		LP4_DQ2_C	LP4X_DQ2_C	LP5_DQ2_C
DDR DQ3 A	U1	LP4_DQ3_A	LP4X_DQ3_A	LP5_DQ3_A		LP4_DQ3_B	LP4X_DQ3_B	LP5_DQ3_B		LP4_DQ3_C	LP4X_DQ3_C	LP5_DQ3_C
DDR DQ4 A	1V3	LP4_DQ4_A	LP4X_DQ4_A	LP5_DQ4_A		LP4_DQ4_B	LP4X_DQ4_B	LP5_DQ4_B		LP4_DQ4_C	LP4X_DQ4_C	LP5_DQ4_C
DDR DQ5 A	1W4	LP4_DQ5_A	LP4X_DQ5_A	LP5_DQ5_A		LP4_DQ5_B	LP4X_DQ5_B	LP5_DQ5_B		LP4_DQ5_C	LP4X_DQ5_C	LP5_DQ5_C
DDR DQ6 A	AC1	LP4_DQ6_A	LP4X_DQ6_A	LP5_DQ6_A		LP4_DQ6_B	LP4X_DQ6_B	LP5_DQ6_B		LP4_DQ6_C	LP4X_DQ6_C	LP5_DQ6_C
DDR DQ7 A	AB1	LP4_DQ7_A	LP4X_DQ7_A	LP5_DQ7_A		LP4_DQ7_B	LP4X_DQ7_B	LP5_DQ7_B		LP4_DQ7_C	LP4X_DQ7_C	LP5_DQ7_C
DDR DM0 A	1V1	LP4_DM0_A	LP4X_DM0_A	LP5_DM0_A		LP4_DM0_B	LP4X_DM0_B	LP5_DM0_B		LP4_DM0_C	LP4X_DM0_C	LP5_DM0_C
DDR DQS0P A	1U1	LP4_DQS0P_A	LP4X_DQS0P_A	LP5_RDQS0P_A		LP4_DQS0P_B	LP4X_DQS0P_B	LP5_RDQS0P_B		LP4_DQS0P_C	LP4X_DQS0P_C	LP5_RDQS0P_C
DDR DQS0N A	Y1	LP4_DQS0N_A	LP4X_DQS0N_A	LP5_RDQS0N_A		LP4_DQS0N_B	LP4X_DQS0N_B	LP5_RDQS0N_B		LP4_DQS0N_C	LP4X_DQS0N_C	LP5_RDQS0N_C
LPDDR5 WCK0P A	1V5	--	--	LP5_WCK0P_A		--	--	LP5_WCK0P_B		--	--	LP5_WCK0P_C
LPDDR5 WCK0N A	1V4	--	--	LP5_WCK0N_A		--	--	LP5_WCK0N_B		--	--	LP5_WCK0N_C
DDR DQ8 A	AF1	LP4_DQ8_A	LP4X_DQ8_A	LP5_DQ8_A		LP4_DQ8_B	LP4X_DQ8_B	LP5_DQ8_B		LP4_DQ8_C	LP4X_DQ8_C	LP5_DQ8_C
DDR DQ9 A	LAB1	LP4_DQ9_A	LP4X_DQ9_A	LP5_DQ9_A		LP4_DQ9_B	LP4X_DQ9_B	LP5_DQ9_B		LP4_DQ9_C	LP4X_DQ9_C	LP5_DQ9_C
DDR DQ10 A	1AD1	LP4_DQ10_A	LP4X_DQ10_A	LP5_DQ10_A		LP4_DQ10_B	LP4X_DQ10_B	LP5_DQ10_B		LP4_DQ10_C	LP4X_DQ10_C	LP5_DQ10_C
DDR DQ11 A	AH1	LP4_DQ11_A	LP4X_DQ11_A	LP5_DQ11_A		LP4_DQ11_B	LP4X_DQ11_B	LP5_DQ11_B		LP4_DQ11_C	LP4X_DQ11_C	LP5_DQ11_C
DDR DQ12 A	1Y1	LP4_DQ12_A	LP4X_DQ12_A	LP5_DQ12_A		LP4_DQ12_B	LP4X_DQ12_B	LP5_DQ12_B		LP4_DQ12_C	LP4X_DQ12_C	LP5_DQ12_C
DDR DQ13 A	1W2	LP4_DQ13_A	LP4X_DQ13_A	LP5_DQ13_A		LP4_DQ13_B	LP4X_DQ13_B	LP5_DQ13_B		LP4_DQ13_C	LP4X_DQ13_C	LP5_DQ13_C
DDR DQ14 A	1AA3	LP4_DQ14_A	LP4X_DQ14_A	LP5_DQ14_A		LP4_DQ14_B	LP4X_DQ14_B	LP5_DQ14_B		LP4_DQ14_C	LP4X_DQ14_C	LP5_DQ14_C
DDR DQ15 A	1AA1	LP4_DQ15_A	LP4X_DQ15_A	LP5_DQ15_A		LP4_DQ15_B	LP4X_DQ15_B	LP5_DQ15_B		LP4_DQ15_C	LP4X_DQ15_C	LP5_DQ15_C
DDR DM1 A	AE1	LP4_DM1_A	LP4X_DM1_A	LP5_DM1_A		LP4_DM1_B	LP4X_DM1_B	LP5_DM1_B		LP4_DM1_C	LP4X_DM1_C	LP5_DM1_C
DDR DQS1P A	1AB4	LP4_DQS1P_A	LP4X_DQS1P_A	LP5_RDQS1P_A		LP4_DQS1P_B	LP4X_DQS1P_B	LP5_RDQS1P_B		LP4_DQS1P_C	LP4X_DQS1P_C	LP5_RDQS1P_C
DDR DQS1N A	1AB3	LP4_DQS1N_A	LP4X_DQS1N_A	LP5_RDQS1N_A		LP4_DQS1N_B	LP4X_DQS1N_B	LP5_RDQS1N_B		LP4_DQS1N_C	LP4X_DQS1N_C	LP5_RDQS1N_C
LPDDR5 WCK1P A	1AA6	--	--	LP5_WCK1P_A		--	--	LP5_WCK1P_B		--	--	LP5_WCK1P_C
LPDDR5 WCK1N A	1AA5	--	--	LP5_WCK1N_A		--	--	LP5_WCK1N_B		--	--	LP5_WCK1N_C
DDR A0 A	1I1	LP4_A0_A	LP4X_A0_A	LP5_A0_A		LP4_A0_B	LP4X_A0_B	LP5_A0_B		LP4_A0_C	LP4X_A0_C	LP5_A0_C
DDR A1 A	1N1	LP4_A1_A	LP4X_A1_A	LP5_A1_A		LP4_A1_B	LP4X_A1_B	LP5_A1_B		LP4_A1_C	LP4X_A1_C	LP5_A1_C
DDR A2 A	1R3	LP4_A2_A	LP4X_A2_A	LP5_A2_A		LP4_A2_B	LP4X_A2_B	LP5_A2_B		LP4_A2_C	LP4X_A2_C	LP5_A2_C
DDR A3 A	1T2	LP4_A3_A	LP4X_A3_A	LP5_A3_A		LP4_A3_B	LP4X_A3_B	LP5_A3_B		LP4_A3_C	LP4X_A3_C	LP5_A3_C
DDR A4 A	1M5	LP4_A4_A	LP4X_A4_A	LP5_A4_A		LP4_A4_B	LP4X_A4_B	LP5_A4_B		LP4_A4_C	LP4X_A4_C	LP5_A4_C
DDR A5 A	1P5	LP4_A5_A	LP4X_A5_A	LP5_A5_A		LP4_A5_B	LP4X_A5_B	LP5_A5_B		LP4_A5_C	LP4X_A5_C	LP5_A5_C
DDR A6 A	1R5	LP4_A6_A	--	LP5_A6_A		--	--	LP5_A6_B		--	--	LP5_A6_C
DDR CLKP A	1L1	LP4_CLKP_A	LP4X_CLKP_A	LP5_CLKP_A		LP4_CLKP_B	LP4X_CLKP_B	LP5_CLKP_B		LP4_CLKP_C	LP4X_CLKP_C	LP5_CLKP_C
DDR CLKN A	1I1	LP4_CLKN_A	LP4X_CLKN_A	LP5_CLKN_A		LP4_CLKN_B	LP4X_CLKN_B	LP5_CLKN_B		LP4_CLKN_C	LP4X_CLKN_C	LP5_CLKN_C
LPDDR4 CKE0/LPDDR5 CS0 A	1N3	LP4_CKE0_A	LP4X_CKE0_A	LP5_CSN0_A		LP4_CKE0_B	LP4X_CKE0_B	LP5_CSN0_B		LP4_CKE0_C	LP4X_CKE0_C	LP5_CSN0_C
LPDDR4 CKE1/LPDDR5 CS1 A	1N5	LP4_CKE1_A	LP4X_CKE1_A	LP5_CSN1_A		LP4_CKE1_B	LP4X_CKE1_B	LP5_CSN1_B		LP4_CKE1_C	LP4X_CKE1_C	LP5_CSN1_C

DDR FILTER



Note:
 (1) Power Sequence: VDD-VDDQ_CKE-VDDQ
 (2) Hold power of DDRPHY_CKE_VDDQ during retention times.

Note1:
 Caps in the red line dotted box should be placed under the U1000 package

Note2:
 Resistors in the red line dotted box should be placed under the U1000 package

LPDDR5

DDR DQ0 A	LPDDR5_DQ0_A	(23)
DDR DQ1 A	LPDDR5_DQ1_A	(23)
DDR DQ2 A	LPDDR5_DQ2_A	(23)
DDR DQ3 A	LPDDR5_DQ3_A	(23)
DDR DQ4 A	LPDDR5_DQ4_A	(23)
DDR DQ5 A	LPDDR5_DQ5_A	(23)
DDR DQ6 A	LPDDR5_DQ6_A	(23)
DDR DQ7 A	LPDDR5_DQ7_A	(23)
DDR DQS0P A	LPDDR5_RDQS0P_A	(23)
DDR DQS0N A	LPDDR5_RDQS0N_A	(23)
DDR DM0 A	LPDDR5_DMIO_A	(23)
LPDDR5 WCK0P A	LPDDR5_WCK0P_A	(23)
LPDDR5 WCK0N A	LPDDR5_WCK0N_A	(23)
DDR DQ8 B	LPDDR5_DQ8_B	(23)
DDR DQ9 A	LPDDR5_DQ9_A	(23)
DDR DQ10 A	LPDDR5_DQ10_A	(23)
DDR DQ11 A	LPDDR5_DQ11_A	(23)
DDR DQ12 A	LPDDR5_DQ12_A	(23)
DDR DQ13 A	LPDDR5_DQ13_A	(23)
DDR DQ14 A	LPDDR5_DQ14_A	(23)
DDR DQ15 A	LPDDR5_DQ15_A	(23)
DDR DQS1P A	LPDDR5_RDQS1P_A	(23)
DDR DQS1N A	LPDDR5_RDQS1N_A	(23)
DDR DM1 A	LPDDR5_DM11_A	(23)
DDR A0 A	LPDDR5_A0_A	(23)
DDR A1 A	LPDDR5_A1_A	(23)
DDR A2 A	LPDDR5_A2_A	(23)
DDR A3 A	LPDDR5_A3_A	(23)
DDR A4 A	LPDDR5_A4_A	(23)
DDR A5 A	LPDDR5_A5_A	(23)
DDR A6 A	LPDDR5_A6_A	(23)
LPDDR5 WCK1P A	LPDDR5_WCK1P_A	(23)
LPDDR5 WCK1N A	LPDDR5_WCK1N_A	(23)
DDR CLKP A	LPDDR5_CLKP_A	(23)
DDR CLKN A	LPDDR5_CLKN_A	(23)
DDR DQ0 B	LPDDR5_DQ0_B	(23)
DDR DQ1 B	LPDDR5_DQ1_B	(23)
DDR DQ2 B	LPDDR5_DQ2_B	(23)
DDR DQ3 B	LPDDR5_DQ3_B	(23)
DDR DQ4 B	LPDDR5_DQ4_B	(23)
DDR DQ5 B	LPDDR5_DQ5_B	(23)
DDR DQ6 B	LPDDR5_DQ6_B	(23)
DDR DQ7 B	LPDDR5_DQ7_B	(23)
DDR DQS0P B	LPDDR5_RDQS0P_B	(23)
DDR DQS0N B	LPDDR5_RDQS0N_B	(23)
DDR DM0 B	LPDDR5_DMIO_B	(23)
LPDDR5 WCK0P B	LPDDR5_WCK0P_B	(23)
LPDDR5 WCK0N B	LPDDR5_WCK0N_B	(23)
DDR DQ8 B	LPDDR5_DQ8_B	(23)
DDR DQ9 B	LPDDR5_DQ9_B	(23)
DDR DQ10 B	LPDDR5_DQ10_B	(23)
DDR DQ11 B	LPDDR5_DQ11_B	(23)
DDR DQ12 B	LPDDR5_DQ12_B	(23)
DDR DQ13 B	LPDDR5_DQ13_B	(23)
DDR DQ14 B	LPDDR5_DQ14_B	(23)
DDR DQ15 B	LPDDR5_DQ15_B	(23)
DDR DQS1P B	LPDDR5_RDQS1P_B	(23)
DDR DQS1N B	LPDDR5_RDQS1N_B	(23)
DDR DM1 B	LPDDR5_DM11_B	(23)
DDR A0 B	LPDDR5_A0_B	(23)
DDR A1 B	LPDDR5_A1_B	(23)
DDR A2 B	LPDDR5_A2_B	(23)
DDR A3 B	LPDDR5_A3_B	(23)
DDR A4 B	LPDDR5_A4_B	(23)
DDR A5 B	LPDDR5_A5_B	(23)
DDR A6 B	LPDDR5_A6_B	(23)
LPDDR5 WCK1P B	LPDDR5_WCK1P_B	(23)
LPDDR5 WCK1N B	LPDDR5_WCK1N_B	(23)
DDR CLKP B	LPDDR5_CLKP_B	(23)
DDR CLKN B	LPDDR5_CLKN_B	(23)
LPDDR4 CKE0/LPDDR5 CS0 A	LPDDR5_CS0_A	(23)
LPDDR4 CKE1/LPDDR5 CS1 A	LPDDR5_CS1_A	(23)
DDR_RESET	LPDDR5_RESET	(23)



seeed studio <https://www.seeedstudio.com>

Title: RK3576_AIOT_REF_SCH


Size: A3 Document Number: 10.RK3576-DDR PHY Rev: V1.0

Date: Thursday, March 12, 2026 Sheet: 10 of 38


RK3576_B (UFS2.0)



RK3576_C (VCCIO0)



RK3576_D (VCCIO1)



seed studio <https://www.seeedstudio.com>

Title: RK3576_AIOT_REF_SCH

Size: A3 | Document Number: 11.RK3576-eMMC/UFS/SD | Rev: V1.0

Date: Thursday, March 12, 2026 | Sheet: 11 of 38

RK3576 L (USB3/DP)

Note:

If not used:
Signal: Leave floating
Power: Leave floating

Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

U7L
USB3 OTG0/DP1.4 Alt
USB:USB3.2 Gen1x1 OTG0
DP :RBR/HBR/HBR2/HBR3

--	DP_TX_AUXP	2T2	DP_TX_AUXP [21]
--	DP_TX_AUXN	2T3	DP_TX_AUXN [21]
USB3_OTG0_SSRX1P	DP_TX_D0P	AK10	USB3_OTG0_SSRX1P [21]
USB3_OTG0_SSRX1N	DP_TX_D0N	AL10	USB3_OTG0_SSRX1N [21]
USB3_OTG0_SSTX1P	DP_TX_D1P	AL11	USB3_OTG0_SSTX1P [21]
USB3_OTG0_SSTX1N	DP_TX_D1N	AK11	USB3_OTG0_SSTX1N [21]
USB3_OTG0_SSRX2P	DP_TX_D2P	AK12	USB3_OTG0_SSRX2P [21]
USB3_OTG0_SSRX2N	DP_TX_D2N	AL12	USB3_OTG0_SSRX2N [21]
USB3_OTG0_SSTX2P	DP_TX_D3P	AL13	USB3_OTG0_SSTX2P [21]
USB3_OTG0_SSTX2N	DP_TX_D3N	AK13	USB3_OTG0_SSTX2N [21]

Support: Type-C With Displayport Alternate Mode

Diff 100 Ohm ±10%



Diff 95 Ohm ±10%

RK3576
BGA698_0d65_16R1x17R2x1R08
BGA698_0d65_16R1x17R2x1R08

MODE1:
TypeC
with ALT
(Default)

RK3576 M (USB2)

Note:

The USB20_VBUSDET pin internal has a pull-down resistance (40K ohm) to ground. The resistance creates a voltage with the external series 30K ohm resistor. The VBUSDET pin voltage range <=3.3V.

Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

U7M
USB2 OTG0
OTG/HOST/DEVICE
HS/FS/LS

Download Port

USB2_OTG0_DP

USB2_OTG0_DM

USB2_OTG0_ID

USB2_OTG0_VBUSDET

USB2_OTG0_REXT

USB2 OTG1
OTG/HOST/DEVICE
HS/FS/LS

USB2_OTG1_DP

USB2_OTG1_DM

USB2_OTG1_ID

USB2_OTG1_VBUSDET


USB2_OTG1_REXT

USB2_OTG_DVDD0V75

USB2_OTG_AVDD1V8

USB2_OTG_AVDD3V3

Diff 90 Ohm ±10%



Diff 90 Ohm ±10%

Note:

USB2_OTG0:
DP/DM :Must be used for download
ID :According to demand,if not used,leave floating
VBUSDET:Must be used for download
REXT :200ohm 1% resistor must be connected externally
Power :Must supply power

USB2_OTG1:
If not used:
DP/DM :Leave floating
ID :Leave floating
VBUSDET:Leave floating
REXT :Leave floating

Note!!!

The USB2 PHY1 function cannot be used, if the PCIe1 or SATA1 function of Combo PHY1 is selected

Option:
USB Wake up

RK3576
BGA698_0d65_16R1x17R2x1R08
BGA698_0d65_16R1x17R2x1R08

seeed studio

<https://www.seeedstudio.com>

Title: RK3576_AIOT_REF_SCH

Size: A4

Document Number:


12.RK3576-TypeC/USB

Rev: V1.0

Date: Thursday, March 12, 2026

Sheet: 12 of 38

RK3576_O (MIPI DCPHY)




RK3576
BGA698_0d65_16R1x17R2x1R08
BGA698_0d65_16R1x17R2x1R08

Note:
If not used:
Signal: Leave floating
Power: Leave floating

Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_P (MIPI DPHY CSI RX)

Support MIPI DPHY CSII1: 1/2/4Lane
Support MIPI DPHY CSII2: 1/2Lane
Support: MIPI DPHY CSII1 2Lane + MIPI DPHY CSII2 2Lane



RK3576
BGA698_0d65_16R1x17R2x1R08
BGA698_0d65_16R1x17R2x1R08

Support MIPI DPHY CSII3: 1/2/4Lane
Support MIPI DPHY CSII4: 1/2Lane
Support MIPI DPHY CSII3 2Lane + MIPI DPHY CSII4 2Lane

Note:
If not used:
Signal: Leave floating
Power: Leave floating or tie to VSS

Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


		https://www.seeedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A3	Document Number: 13.RK3576-MIPI DSI/CSI	Rev: V1.0	Date: Thursday, March 12, 2026
			Sheet: 13 of 38

RK3576_Q (HDMI/eDP)

Note:

HDMI 2.1 supports up to 4Kx2K@120Hz

u7Q



RK3576
BGA698_0d65_16R1x17R2x1R08
BGA698_0d65_16R1x17R2x1R08

Note:

If not used:
Signal: Leave floating
Power : Leave floating or tie to VSS


Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

		https://www.seeedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A4	Document Number: 14.RK3576-HDMI/eDP	Rev: V1.0	
Date: Thursday, March 12, 2026			Sheet: 14 of 38

RK3576_N (PCIe/SATA/USB3)

U7N



MODE1: PCIe0 (Default)

Note!!!
If the PCIe1 or SATA1 function of Combo PHY1 is selected, the USB3 OTG1 function cannot be used, and even the USB2 PHY1 function cannot be used


RK3576
BGA698_0d65_16R1x17R2x1R08
BGA698_0d65_16R1x17R2x1R08

Note:
If not used:
Signal: Leave floating
Power : Tie to VSS


Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

		https://www.seedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A4	Document Number: 15.RK3576-PCIe/SATA/USB3	Rev: V1.0	
Date: Thursday, March 12, 2026			Sheet: 15 of 38


RK3576_F (VCCIO2)




RK3576_G (VCCIO3)



RK3576_H (VCCIO4)



RK3576_I (VCCIO5)





seed studio <https://www.seedstudio.com>

Title: **RK3576_AIOT_REF_SCH**

Size: A3	Document Number: 17.RK3576-GPIO VCCIO4/5	Rev: V1.0
Date: Thursday, March 12, 2026	Sheet: 17 of 38	

PMIC RK806S-5 BUCK

- (9) I2C1_SDA_M0_RK806S
- (9) I2C1_SCL_M0_RK806S
- (9,20) PMIC_PWR_CTRL1
- (9,20) PMIC_PWR_CTRL1
- (9) PMIC_INT_1
- (9,34) RESET_L
- (20) PMIC_EXT_EN_OUT
- (34) PWRON_L



IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!
 This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications.
 Operating Supply Voltage: +4.5V(5.25-4V)
 Peak Pulse Current: >10A (tpr8/20us)
DO NOT DELETE IT!


DDR Type	Voltage	RA
LPDDR4/4X	0.5V	22K 1K
LPDDR5	0.5V	2K 1K

DDR Type	Voltage	RA
LPDDR4/4X	1.1V	120K 1K
LPDDR5	1.05V	110K 1K


DDR Type	Voltage	RA
LPDDR4/4X	1.1V	120K 1K
LPDDR5	1.05V	110K 1K

PMIC RK806S-5 Management

Note:
 I2C Mode: CS (pin18) connected to VCCA (pin21);
 SPI Mode (Def): CS (pin18) floating or connected to GND




PMIC RK806S-5 LDO



VCC_2V0_PLDO_S3

$$V = 0.6 * (150/60.4 + 1)$$


$$V = 2.090V$$



VCC_1V1_NLDO_S3


$$V = 0.6 * (82/100 + 1)$$

$$V = 1.092V$$




- [9,20] RTC_INT_1 <<
- [9] 32KOUT_RTC2SOC <<
- [29] 32KOUT_RTC2WIFI <<
- [19] PMIC_EXT_EN_OUT >>
- [19,34] PWRON_1 <<
- [9,19] PMIC_PWR_CTRL2 >>

VCC_3V3_S0




VCC_1V8_PLL_S0



Note:
ED2400和FB2400 should be placed close to RK3576


Note:
The ESD should be placed close to the ferrite bead.

VCC_1V8_S0




RTC

RTC IC




Audio Power




Note:
The voltage of VCCIO_CODEC is consistent with the Voltage of VCCIO2

WIFI/BT Power




USB20_HUB+USB3.0 HOST



Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	Option1	Option2	Option3
CH334H	NO	Yes	NO
GL852G	Yes	NO	Yes


USB20_HUB+USB3.0 HOST1







Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	Option1	Option2	Option3
CH334H	NO	Yes	NO
GL852G	Yes	NO	Yes




Note:
The ESD of the USB3 signal must meet:
 $C_j \leq 0.4pF$



Note:
If common mode inductors are needed, it is recommended to keep 2.0mm in series to improve the anti-static ability.





USB POWER




DOUBLE_USB2.0_HOST

TF CARD




Note:
SDMMC_PWREN=H VCC3V3_SD(Default)
SDMMC_PWREN=L VCC3V3_SD=0V

Micro SD Card DET



Micro SD Card Holder



Note:
SDMMC_DET_L:
SDCARD_PLUG: Pull-down to GND
SDCARD_UNPLUG: Pull-up to PMUIO0_VCC1V8.

		https://www.seedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A4	Document Number: 24.Flash-MicroSD Card	Rev: V1.0	
Date: Thursday, March 12, 2026			Sheet: 24 of 38

FSPIO Flash

Option with 40.Flash-eMMC


Layout Note:

- SPI signals require equal length design and Complete plane.


Design Note:

- VCCIO_FLASH Default : 1.8V
- Use to store bootloader.


SPI FLASH



Carrier Board Config





		https://www.seeedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A4	Document Number: 25.Flash-SPI Flash&EEPROM	Rev: V1.0	
Date: Thursday, March 12, 2026			Sheet: 25 of 38



		https://www.seedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A4	Document Number:	26.M.2 KEY M(NVME)	Rev: V1.0
Date: Thursday, March 12, 2026			Sheet: 26 of 38


CAM0: VI-CAM MIPI DPHY CSIO RX

CAM1: VI-CAM MIPI DPHY CSI1/2 RX




Close to FPC Connector

MIPI LCM




HDMI 2.1 Support video output up to 4Kx2K@120Hz

Note:
Close to HDMI Connector



Note:
Close to HDMI Connector







$R_{ds}=1.7\text{ohm}/2.6\text{V}$
 $C_{oss}=7.33\text{pf}$

$R_{ds}=0.45\text{ohm}/2.5\text{V}$
 $C_{oss}=20\text{pf}$


Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

Note:
The controller only support AC coupled link.
In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.



HDMI Connector

$C_j \leq 0.2\text{pF}$







seeed studio <https://www.seeedstudio.com>

Title: **RK3576_AIOT_REF_SCH**

Size: A3	Document Number: 28.VO-HDMI TX	Rev: V1.0
Date: Thursday, March 12, 2026	Sheet: 28 of 38	


SDIO WIFI/BT MODULE *Option with 63.WIFI6/BT-SDIO+UART_2T2R*




Option1

Note:
Adjusted the load capacitance according to the crystal specification.

Note:
The maximum peak current is 600mA
Close to WIFI module




For RTL8821CS




Note:
If a Wi-Fi 6 module is selected, it is recommended to reserve an active crystal oscillator circuit for the 32K clock.


Using RTL8189ETV/FTV modules, please notice WIFI REG ON is on pin12 or pin34, choose according to the actual condition.



For RTL8723DS



Option2



50 Ohm RF trace

For RTE8723DS


Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3	Option4
	a	b/g/n	ac	5GHz							
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.6V	Yes	Yes	No	Yes
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.71-3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes
RTL8189ETV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.6V	No	No	No	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No	No

Using RTL8189ETV/FTV modules, please notice WIFI REG ON is on pin12 or pin34, choose according to the actual condition.

seeed studio <https://www.seeedstudio.com>
 Title: RK3576_AIOT_REF_SCH
 Size: A3 Document Number: 29.WIFI/BT-SDIO+UART_1T1R Rev: V1.0
 Date: Thursday, March 12, 2026 Sheet: 29 of 38

Gigabit Ethernet



Design Note:
RGMII

Close to PHY

Design Note:
PHY to MAC CLK : 125MHz

RGMII IO Voltage	CFG_EXT	CFG_LDO[1:0]
Internal 1.8V(default)	1'b0	2'b10
External 3.3V	1'b1	2'b10
External 1.8V	1'b1	2'b00

Design Note:
1. PHY IO : 1.8V
2. PHY Addr : 001
3. Disable PLL


PHY Address	PHYAD[2:0]
1	001

seeed studio <https://www.seeedstudio.com>

Title: **RK3576_AIOT_REF_SCH**

Size: A3	Document Number: 30.RGMII0 Gigabit Ethernet	Rev: V1.0
Date: Thursday, March 12, 2026	Sheet: 30 of 38	




Gigabit Ethernet




RGMII IO Voltage	CFG_EXT	CFG_LDO[1:0]
Internal 1.8V(default)	1'b1	2'b10
External 3.3V	1'b1	2'b00
External 2.5V	1'b1	2'b01

Design Note:
 1. PHY_IO : 3.3V
 2. PHY Addr : 000
 3. Disable PLL


RJ45*2



CODEC




The chip can adopt 1.8V power supply to reduce power consumption



Headphone Jack (4-pole with DET & MIC)


CTIA (L, R, G, M)



Note:
If there is no external pull-up resistor, SOC internal pull-up needs to be configured

[9] SARADC_VIN1_KEY/RECOVERY
 [9,19] RESET_I
 [19] PWRON_I
 [9] SARADC_VIN0_BOOT

KEY



If there is no Key requirement, two test points must be reserved to facilitate firmware update

It is suggested to reserve a Key to facilitate the development debug

If SARADC_VIN1=0V at after power on and reset, then system will enter into loader mode.

MASKROM Key





Note: Please reserve this circuit if the MASKROM_Key is not kept

Note: On the SARADC_VIN0_BOOT network, only one 1nF ground capacitor should be placed close to the SOC; please do not add any additional capacitors!






Note: If BOOT_SARADC_IN0=0V after power-on reset, then system will enter into MASKROM mode.

RECOVERY



		https://www.seedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A4	Document Number: 34.Key-PowerON/Reset/V+/V-/etc	Rev: V1.0	
Date: Thursday, March 12, 2026			Sheet: 34 of 38


IIC TO IO/40PIN-CM5



		https://www.seeedstudio.com	
		Title: RK376_AIoT_REF_SCH	
Size: A3	Document Number: 35.IIC TO IO/40PIN-CM5	Rev: V1.0	Date: Thursday, March 12, 2026
			Sheet: 35 of 38

[9] SARADC_VIN2_HW_ID<<<




HW_ID



Config Table for SARADC_VIN2_HW_ID

Item	Rup	Rdown	ADC Value	VERSION
HW_ID1	NC	10K	0	HW_ID0
HW_ID2	10K	1.13K	416	RESERVE
HW_ID3	10K	2.49K	816	RESERVE
HW_ID4	10K	4.3K	1231	RESERVE
HW_ID5	10K	6.8K	1658	RESERVE
HW_ID6	10K	10K	2048	RESERVE
HW_ID7	10K	14.7K	2437	RESERVE
HW_ID8	10K	23.2K	2862	RESERVE
HW_ID9	10K	40.2K	3279	RESERVE
HW_ID10	10K	88.7K	3680	RESERVE
HW_ID11	10K	NC	4095	RESERVE



Mount Hole




		https://www.seedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A4	Document Number: 36.HW_ID	Rev: V1.0	
Date: Thursday, March 12, 2026			Sheet: 36 of 38

Work_LED

- [35] USER_LED_R
- [35] USER_LED_G
- [35] USER_LED_B
- [17] FAN_TACH
- [17] PWM0_CHO_M3



SoC Fan Header 4pin



		https://www.seeedstudio.com	
		Title: RK3576_AIOT_REF_SCH	
Size: A3	Document Number: 37.LED&FAN	Rev: V1.0	Date: Thursday, March 12, 2026
			Sheet: 37 of 38

