

Table of Content

Page 1	01.Index and Notes
Page 2	02.Revision History
Page 3	03.Block Diagram
Page 4	04.Power Tree
Page 5	05.System Power Sequence
Page 6	06.RK3588_Power/GND
Page 7	07.RK3588_OSC/PLL/PMUIO
Page 8	08.RK3588 DDR Controler
Page 9	09.RK3588_Flash/SD Controller
Page 10	10.RK3588_USB30/USB20_Ctrl
Page 11	11.RK3588_SARADC/1.8V Only GPIO
Page 12	12.RK3588_MIPi Interface
Page 13	13.RK3588_HDMI/eDP Interface
Page 14	14.RK3588_PCIE30/PCIE20/SATA30
Page 15	15.RK3588_1.8V/ 3.3V GPIO
Page 16	16.DC IN/VCC4V0_SYS/VCC_5V0
Page 17	17.EXT/PCIE_3V3/VDD_1V0/VDD_V95
Page 18	18.USB0-Type C Port With DP Alt
Page 19	19.Power-PMIC_RK806-1
Page 20	20.Power_Ext Discrete
Page 21	21.RTC/FAN/SATA POWER
Page 22	22.USB3.1 HUB
Page 23	23.USB_30_TYPE_A*4
Page 24	24.WIFI/BT-SDIO+UART_1T1R
Page 25	25.DRAM-LPDDR5_315P_2X32bit
Page 26	26.Flash-eMMC Flash
Page 27	27.Flash-TF Card/EEPROM
Page 28	28.Flash-SPI FLASH/DEBUG
Page 29	29.MIPi_CSI*2/MIPi_DSI*1
Page 30	30.VI-HDMI2.0 RX
Page 31	31.VO-HDMI2.1_TX*2
Page 32	32.Audio-CODEC(ES8311)
Page 33	33.Mini-PCIE (4G/LORA)
Page 34	34.M.2 KEY-M(NVME)*2
Page 35	35.Ethernet_Controller(PCIE0)
Page 36	36.Ethernet_Controller(PCIE1)
Page 37	37.RJ45*2&HOLE
Page 38	
Page 39	
Page 40	

Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping

S0:Power off during sleeping

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description


Note

Notes

NOTE 1:
Component parameter description
1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.


Version	Date	Change Dscription	Approved
V1.0	2025-12-08		



12V/3A Adapter



Power Sequence




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	HDMI_VDDA0V85_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.8V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.8V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.8V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2.5A	VCC3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

IO Type	Operating Voltage
1.8V Only	VCCIO*_1V8=1.8V
1.8V or 3.3V	VCCIO*_1V8=1.8V VCCIO*=1.8V or 3.3V

RK3588_V(POWER)



Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



RK3588_E (OSC/PLL/PMUIO1/2)

Note:
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.


$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$
Total CL<=12pF

Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3588_F (PMUIO2)


PMUIO2 Domain																	
Operating Voltage=1.8V/3.3V																	
/	UART2_TX_M0	/	/	/	I2S1_MCLK_M1	/	PCIE30X1_1_CLKREQN_M0	/	/	I2C1_SCL_M0	/ JTAG_TCK_M2	/GPIO0_B5_d					
/	UART2_RX_M0	/	/	/	I2S1_SCLK_M1	/	PCIE30X1_1_WAKEN_M0	/	/	I2C1_SDA_M0	/ JTAG_TMS_M2	/GPIO0_B6_d					
/	/	CAN0_TX_M0	/	/	I2S1_LRCK_M1	/	PCIE30X1_1_PERSTN_M0	/	SPI0_CS1_M0	/	I2C2_SCL_M0	/ PWM0_M0	/GPIO0_B7_d				
/	/	CAN0_RX_M0	/	PDM0_CLK0_M1	/	/	PCIE30X1_0_CLKREQN_M0	/	SPI0_MOSI_M0	/	I2C2_SDA_M0	/ PWM1_M0	/GPIO0_C0_d				
						/	/	/	/	/	PMIC_SLEEP3	/GPIO0_C1_d					
						/	/	/	/	/	PMIC_SLEEP4	/GPIO0_C2_d					
						/	/	/	/	/	PMIC_SLEEP5	/GPIO0_C3_d					
/	UART0_RX_M0	/	DP0_HPDIN_M1	/	PDM0_CLK1_M1	/	/	PCIE30X1_0_WAKEN_M0	/	/	I2C4_SDA_M2	/ PWM2_M0	/GPIO0_C4_d				
PWM4_M0	/	UART0_TX_M0	/	DP1_HPDIN_M1	/	/	I2S1_SD10_M1	/	/	/	I2C4_SCL_M2	/ GPU_AVS	/GPIO0_C5_u				
PWM5_M1	/	UART0_RTSN	/	SATA_CP_POD	/	/	I2S1_SD11_M1	/	PCIE30X4_CLKREQN_M0	/	SPI0_CLK_M0	/	NPU_AVS	/GPIO0_C6_u			
/	UART1_RTSN_M2	/	/	/	PDM0_SD10_M1	/	I2S1_SD12_M1	/	PCIE30X4_WAKEN_M0	/	SPI0_MISO_M0	/	I2C6_SDA_M0	/ PWM6_M0	/GPIO0_C7_d		
/	UART1_CTSN_M2	/	/	/	PDM0_SD11_M1	/	I2S1_SD13_M1	/	PCIE30X4_PERSTN_M0	/	SPI3_MISO_M2	/	I2C6_SCL_M0	/	PWM7_IR_M0	/GPIO0_D0_d	
HDMI_TX0_CEC_M1	/	UART1_TX_M2	/	UART0_CTSN	/	HDMI_RX_SDA_M0	/	I2S1_SDO0_M1	/	PCIE30X2_CLKREQN_M0	/	SPI0_CS0_M0	/	I2C0_SCL_M2	/	CPU_BIG0_AVS	/GPIO0_D1_u
HDMI_TX1_CEC_M1	/	UART1_RX_M2	/	/	/	HDMI_RX_SCL_M0	/	I2S1_SDO1_M1	/	PCIE30X2_WAKEN_M0	/	SPI3_MOSI_M2	/	I2C0_SDA_M2	/	/	/GPIO0_D2_u
/	/	/	/	/	/	/	/	/	/	/	SPI3_CLK_M2	/	/	LITCPU_AVS	/	/GPIO0_D3_u	
HDMI_TX0_SDA_M1	/	SATA_CPDET	/	CAN2_RX_M1	/	PDM0_SD12_M1	/	I2S1_SDO2_M1	/	PCIE30X2_PERSTN_M0	/	SPI3_CS0_M2	/	I2C1_SCL_M2	/	PWM3_IR_M0	/GPIO0_D4_u
HDMI_TX0_SCL_M1	/	SATA_MP_SWITCH	/	CAN2_TX_M1	/	/	/	I2S1_SDO3_M1	/	/	/	SPI3_CS1_M2	/	I2C1_SDA_M2	/	CPU_BIG1_AVS	/GPIO0_D5_u
						/	PDM0_SD13_M1	/	/	/	/	/	/	PMIC_SLEEP6	/	/GPIO0_D6_d	
												PMUIO2_1V8					
												PMUIO2					

RK3588
bga1088_0d65_23x23x2mm
bga1088_0d65_23x23x2mm




Note:
If the soc is interconnected with other chips, in the scenario where the soc is not power on, isolation needs to be considered seriously to prevent the leakage to the soc through GPIO or power, which causes soc power-on sequence abnormality.


若soc和其它芯片存在互联，在SoC未加电的情况下，需要仔细考虑隔离措施，以防止通过GPIO或电源路径向SoC漏电，这可能会导致SoC的上电时序出现异常。



RK3588_C (EMMCIO Domain)



RK3588_D (VCCIO2 Domain)



RK3588_M(TYPEC/DP)

U1000M

Note:

If TYPEC0 is not used:
Signal:leave floating
REXT:8.2K ohm 1% resistor must
be connected externally
Power: Must supply power


USB3.0 OTG/DP1.4 Alt of TYPEC0

USB:U3/Gen1----Controller0
DP:RBR/HBR/HBR2/HBR3



For Typec



TYPEC&DP MUX Differential Pair:
DATE:95 Ohm +10%
USB30 Differential Pair:
DATE:90 Ohm +10%
DP Differential Pair:
DATE:100 Ohm +10%



For USB30 For DP

USB3.0 OTG/DP1.4 Alt of TYPEC1

USB:U3/Gen1----Controller1
DP:RBR/HBR/HBR2/HBR3



Note:

If need full function of Typec1
(With DP fution)
please Refer to the circuit of Typec0

If TYPEC1 is not used,
Signal: Leave floating
REXT: Leave floating
Power: Leave floating

USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	TYPEC_SSTX1P/1N&TYPEC_SSRX1P/1N or TYPEC_SSTX2P/2N&TYPEC_SSRX2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1


RK3588_L(USB2.0 HOST/OTG)

U1000L

USB2.0 of TYPEC0 (OTG/HOST/DEVICE)


HS/FS/LS

Download Port





USB20 Differential Pair:

DATE:90 Ohm +10%




USB2.0 of TYPEC1 (OTG/HOST/DEVICE)

HS/FS/LS




USB2.0 HOST0

HS/FS/LS




USB2.0 HOST1

HS/FS/LS



USB2.0 POWER



RK3588
bga1088_0d65_23x23x2mm
bga1088_0d65_23x23x2mm

Note:

TYPEC0_USB20_OTG:

DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power

TYPEC1_USB20_OTG:

If not used:
DP/DM:Leave floating
ID:Leave floating
VBUSDET:Leave floating
REXT:Leave floating
Power:Leave floating

USB20_HOST0/USB20_HOST1:

If not used:
DP/DM:Leave floating
REXT:Leave floating
Power:Leave floating

Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range <=3.3V.

seeed studio

<https://www.seeedstudio.com>

Title: RK3588_AIOT_SCH

Size: A3 Document Number: 10.RK3588_USB30/USB20_Ctrl


Rev: V1.0

Date: Tuesday, January 20, 2026

Sheet: 10 of 37


RK3588_G (VCCIO1 Domain)

U1000G




RK3588_H (VCCIO3 Domain)

U1000H



RK3588_U (SARADC/OTP)

U1000U



BOOT MODE CONFIG

TABLE 1

Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0 -EMMC-SD Card-USB

BOARD ID CONFIG

TABLE 2

Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	V1.0
LEVEL2	100K	20K	682	0.3V	V2.0
LEVEL3	100K	51K	1365	0.6V	V3.0
LEVEL4	100K	100K	2047	0.9V	V4.0
LEVEL5	100K	200K	2730	1.2V	V5.0
LEVEL6	100K	499K	3412	1.5V	V6.0
LEVEL7	100K	DNP	4095	1.8V	V7.0

Note:
If the soc is interconnected with other chips, In the scenario where the soc is not power on, isolation needs to be considered seriously to prevent the leakage to the soc through GPIO or power, which causes soc power-on sequence abnormality.

若soc和其它芯片存在互联, 在soc未加电的情况下, 需要仔细考虑隔离措施, 以防止通过GPIO或电源路径向soc漏电, 这可能会导致soc的上电时序出现异常。


seeed studio

<https://www.seeedstudio.com>


Title: **RK3588_AIOT_SCH**

Size: A3	Document Number: 11.RK3588_SARADC/1.8V Only GPIO	Rev: V1.0
Date: Tuesday, January 20, 2026	Sheet: 11 of 37	

RK3588_Q/R (MIPI_D/C_PHY0/1)




RK3588_P (MIPI_DPHY_CSI_RX_PHY)



RK3588_S (HDMI2.1 TX)


Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.



Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
If not used:
Signal: leave floating
Power: Floating or tie to VSS


RK3588_T (HDMI20 RX)



Note:
If not used:
Signal: leave floating
Power: Floating

RK3588_N (PCIE20)

U1000N



Note:

The SATA differential trace impedance is 100 OHM

The SATA trace length is less than 5 inch

Note:

If not used:
Signal:leave floating
Power: gnd

CLK Differential Pair:
100 Ohm±10%

DATA Differential Pair:
PCIE20: 85 Ohm±10%
SATA30: 100 Ohm±10%
USB30: 90ohm±10%

PCIE20x1_2 Controller:
Wake/clkrq/perstn Optional:
Option0: Pin AH24/AJ24/AG23
Option1: Pin AJ25/AJ28/AK24

PCIE20x1_0 Controller:
Wake/clkrq/perstn Optional:
Option0: Pin R30/T31/P30
Option1: Pin AL28/AL29/AK27
Option2: Pin D27/E25/E24

PCIE20x1_1 Controller:
Wake/clkrq/perstn Optional:
Option0: Pin R29/P23/T28
Option1: Pin AL30/AK30/AM29
Option2: Pin A25/A24/C25

Note:

每个SATA PORT最多只能扩展5个SATA, 不支持二级扩展。


Each sata port can only expand 5 sata port at most, No support level-2 expand.

PCie支持极性反转 (polarity inversion) 功能, 不支持通道翻转 (lane reversal) 功能。

PCie support polarity inversion function, However, it does not support lane reversal.

RK3588_O (PCIE30)

U1000O



Note:



If Port0 and Port1 are not used,
Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
Port0 and Port1 Other Signal: Leave floating
Port0 and Port1 Power: Leave floating or tie to VSS

If Port0 is used, Port1 is not used,
Port1 REF_CLKP/N: Leave floating or tie to VSS
Port1 Other Signal: Leave floating
Port1 Power: Must supply power


If Port1 is used, Port0 is not used,
Port0 REF_CLKP/N: Leave floating or tie to VSS
Port0 Other Signal: Leave floating
Port0 Power: Must supply power

PCIE30x4 Controller:
Wake/clkrq/perstn Optional:
Option0: Pin V31/T29/W31
Option1: Pin AJ26/AL26/AJ27
Option2: Pin AH25/AH26/AG26
Option3: Pin D25/C27/D26


DCIN-9V-19V










VCC4V0_SYS




VCC5V0_SYS







USB POWER



Design Note:
1. Pull up to enable USB Power.

seeedstudio		https://www.seeedstudio.com	
Title:		RK3588_AIOT_SCH	
Size: A3	Document Number:	18.USB0-Type C Port With DP Alt	Rev: V1.0
Date: Tuesday, January 20, 2026		Sheet: 18 of 37	

 PMIC_SPI_CS [7]
 PMIC_SPI_MOSI [7]
 PMIC_SPI_CLK [7]


 PMIC_PWR_CTRL3 [7]
 PMIC_PWR_CTRL1 [7]
 PMIC_PWR_CTRL2 [7]

 PMIC_INT_L [7]

 RESET_L [7,28]

 PMIC_EXT_EN_OUT [20]

 PWRON_L [28]








This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications:
Operating Supply Voltage : 5.5V(5.25-6V)
Peak Pulse Current: >10A (tp=8/20uS)
Surge Clamping Voltage: <6.5V


DO NOT DELETE IT!

[illegible]


RTC IC

**FAN_POWER****USER_LED**






USB3.1 TYPE-A x2 (A)



Option with 63.WIFI6/BT-SDIO+UART_2T2R




Using RTL8189ETV/FTV modules, please notice
WIFI REG ON is on pin12 or pin34, choose
according to the actual condition.

		https://www.seeedstudio.com	
		Title: RK3588_AIOT_SCH	
Size: A3	Document Number: 24.WIFI/BT-SDIO+UART_1T1R	Rev: V1.0	
Date: Tuesday, January 20, 2026			Sheet: 24 of 37



LPDDR5


eMMC FLASH




SPI NOR OR NAND Flash

SPI FLASH






TF CARD

Micro SD Card Holder







Carrier Board Config







Note:
If BOOT_SARADC_IN0=0V after power-on reset, then system will enter into Maskrom mode.




CAM0: VI-CAM MIPI DPHY CSI0 RX



CAM1: VI-CAM MIPI DPHY CSI1/2 RX



MIPI LCM



seeed studio

<https://www.seeedstudio.com>

Title:

RK3588_AIOT_SCH

Size: A4


Document Number: 29.MIPI_CSI*2/MIPI_DSI*1

Rev: V1.0


Date: Tuesday, January 20, 2026

Sheet: 29 of 37


HDMI2.0 RX




HDMI TX0




HDMI TX1




M.2 KEY-M (NVME PCIe30*4)




4V to 3.3V







M.2 KEY-M (NVME PCIe20)



Crystal Generator








C104,C105 is placed close to the U16
C108,C109 is placed close to the J5


[14] PCIE20_1_RXP >> C306 100nF 10V_X5R C0201 38 HSOP
[14] PCIE20_1_RXN >> C307 100nF 10V_X5R C0201 39 HSON
[14] PCIE20_1_TXP >> C310 100nF 10V_X5R C0201 41 HSIP
[14] PCIE20_1_TXN >> C311 100nF 10V_X5R C0201 42 HSIN
[14] PCIE20_1_REFCLKP >> 44 REFCLK_P
[14] PCIE20_1_REFCLKN >> 45 REFCLK_N
[15] PCIE30x1_0_CLKREQn_M1_L >> R479 0R 1% R0201 48 CLKREQB
[15] PCIE30x1_0_PERSTn_M1_L >> R480 0R 1% R0201 36 PERSTB

RTL8125B(S)
RTL8125BG(S)
RTL8111K(I)



qfn48_0d4_6x6_ep
QFN-48



RJ45*2



Mount Hole



seeedstudio		https://www.seeedstudio.com	
Size: A3		Title: RK3588_AIOT_SCH	
Document Number: 37.RJ45*2&HOLE		Rev: V1.0	
Date: Tuesday, January 20, 2026		Sheet: 37 of 37	